Jobs

CAD and PPA Methodology Engineer
San Diego, California, United States of America
·
On-site
·
Full-time
·
3mo ago
Company:
Qualcomm Technologies, Inc.
Job Area:
Engineering Group, Engineering Group > GPU ASICS Engineering
General Summary:
As a member of the Graphics team, the successful applicant will help develop new flows/methodologies and algorithms to improve power, performance and area (PPA) on state-of-the-art GPU cores while working closely with the graphics microarchitecture design and implementation teams. The successful candidate will possess basic understanding of RTL design and ASIC design flow from RTL to GDS such as synthesis, static timing analysis, formal verification, physical design, ECO generation and verification. They will collaborate with multiple functional teams including design, technology, power, implementation, sign-off and post-silicon to drive PPA improvements into GPU cores.
Knowledge and experience in the following is a definite advantage:
· Implementation and delivery of GPU cores from RTL to GDSII
· Semi-custom design flow and methodology development
· Identifying areas for flow and process improvements
· Verilog and System-Verilog languages
· RTL synthesis using physically aware tools
· Design constraint management for power, timing, clocking, interfaces
· Formal Verification for RTL-netlist and netlist-netlist checks
· Clock Tree Analysis and Optimization