refresh

トレンド企業

トレンド企業

採用

求人Cadence

Senior Design Manager

Cadence

Senior Design Manager

Cadence

SHANGHAI

·

On-site

·

Full-time

·

2mo ago

福利厚生

Parental Leave

Healthcare

必須スキル

Framer

Adobe Creative Suite

Sketch

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

We are looking for an experienced SOC (System-on-Chip) Design Leader with over 10+ years’ hands-on experience managing and leading SOC teams and a strong understanding of design flows. This leader will drive technical strategy, oversee integration of complex silicon solutions for Cadence customers, mentor multi-disciplinary teams, and ensure high standards in technical execution.

Key Responsibilities:

  • Lead and mentor SOC designers and verification engineers across projects.
  • Manage all phases of SOC design: microarchitecture, RTL coding, integration, and reviews.
  • Collaborate with verification teams to ensure design intent, testability, and coverage; address complex debug issues.
  • Work closely with customer and internal engineering teams to deliver seamless service and support.
  • Interface with executive management, customers, and partners to align technical vision with business goals.
  • Improve SOC processes, tools, and methods to boost productivity and quality.
  • Oversee project schedules, resource allocation, and risk management.
  • Identify risks early and develop mitigation strategies.

Required Qualifications:

  • Bachelor’s/Master’s in Electrical/Computer Engineering or related field.
  • 10+ years in digital SOC design, with significant leadership experience.
  • Expertise in SOC integration, RTL, synthesis, timing closure, physical implementation.
  • Proven record leading complex projects and high-performance teams.
  • Practical knowledge of verification environments and requirements.
  • Experience integrating third-party IP, developing custom blocks, and managing deliverables.
  • Strong problem-solving and debugging skills at design and system level.
  • Proficient with industry-standard EDA tools.
  • Project management skills, including planning and risk mitigation.
  • Excellent English communication skills, able to explain technical concepts clearly.
  • Experience in multicultural, multi-site teams.
  • Familiarity with physical design, DFT, post-silicon debug, and system architecture.
  • Team-oriented, promotes innovation and conflict resolution.
  • Adaptable to fast-paced, shifting environments.

We’re doing work that matters. Help us solve what others can’t.

総閲覧数

0

応募クリック数

0

模擬応募者数

0

スクラップ

0

Cadenceについて

Cadence

Cadence

Public

Cadence Design Systems provides electronic design automation (EDA) software, hardware, and IP for designing and verifying electronic systems and semiconductors.

5,001-10,000

従業員数

San Jose

本社所在地

$8.5B

企業価値

レビュー

4.0

10件のレビュー

ワークライフバランス

4.2

報酬

2.8

企業文化

4.1

キャリア

3.2

経営陣

3.4

72%

友人に勧める

良い点

Good work-life balance

Supportive and collaborative team environment

Flexible work arrangements

改善点

Below market compensation

Limited career advancement opportunities

Heavy workload and long hours

給与レンジ

58件のデータ

Mid/L4

Mid/L4 · Design Engineer

6件のレポート

$139,837

年収総額

基本給

$124,197

ストック

-

ボーナス

-

$110,434

$186,828

面接体験

1件の面接

難易度

3.0

/ 5

期間

14-28週間

面接プロセス

1

Application Review

2

Recruiter Screen

3

Technical Phone Screen

4

Onsite/Virtual Interviews

5

Final Decision

よくある質問

Technical Knowledge

Behavioral/STAR

Past Experience

Problem Solving