招聘
福利待遇
•Parental Leave
•Healthcare
必备技能
Framer
Adobe Creative Suite
Sketch
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
We are looking for an experienced SOC (System-on-Chip) Design Leader with over 10+ years’ hands-on experience managing and leading SOC teams and a strong understanding of design flows. This leader will drive technical strategy, oversee integration of complex silicon solutions for Cadence customers, mentor multi-disciplinary teams, and ensure high standards in technical execution.
Key Responsibilities:
- Lead and mentor SOC designers and verification engineers across projects.
- Manage all phases of SOC design: microarchitecture, RTL coding, integration, and reviews.
- Collaborate with verification teams to ensure design intent, testability, and coverage; address complex debug issues.
- Work closely with customer and internal engineering teams to deliver seamless service and support.
- Interface with executive management, customers, and partners to align technical vision with business goals.
- Improve SOC processes, tools, and methods to boost productivity and quality.
- Oversee project schedules, resource allocation, and risk management.
- Identify risks early and develop mitigation strategies.
Required Qualifications:
- Bachelor’s/Master’s in Electrical/Computer Engineering or related field.
- 10+ years in digital SOC design, with significant leadership experience.
- Expertise in SOC integration, RTL, synthesis, timing closure, physical implementation.
- Proven record leading complex projects and high-performance teams.
- Practical knowledge of verification environments and requirements.
- Experience integrating third-party IP, developing custom blocks, and managing deliverables.
- Strong problem-solving and debugging skills at design and system level.
- Proficient with industry-standard EDA tools.
- Project management skills, including planning and risk mitigation.
- Excellent English communication skills, able to explain technical concepts clearly.
- Experience in multicultural, multi-site teams.
- Familiarity with physical design, DFT, post-silicon debug, and system architecture.
- Team-oriented, promotes innovation and conflict resolution.
- Adaptable to fast-paced, shifting environments.
We’re doing work that matters. Help us solve what others can’t.
总浏览量
0
申请点击数
0
模拟申请者数
0
收藏
0
相似职位

Senior Digital Designer
Chanel · Shanghai

Principal Animation Artist - Unpublished R&D Product
Riot Games · Shanghai, China

Senior Designer, Mechanical Engineering
Trane Technologies · Taicang, Jiangsu, China

Senior Design Verification Engineer - Interconnect IP
NVIDIA · China, Shanghai

Senior Product Designer
RingCentral · 2 Locations
关于Cadence

Cadence
PublicCadence Design Systems provides electronic design automation (EDA) software, hardware, and IP for designing and verifying electronic systems and semiconductors.
5,001-10,000
员工数
San Jose
总部位置
$8.5B
企业估值
评价
4.0
10条评价
工作生活平衡
4.2
薪酬
2.8
企业文化
4.1
职业发展
3.2
管理层
3.4
72%
推荐给朋友
优点
Good work-life balance
Supportive and collaborative team environment
Flexible work arrangements
缺点
Below market compensation
Limited career advancement opportunities
Heavy workload and long hours
薪资范围
58个数据点
Mid/L4
Mid/L4 · Design Engineer
6份报告
$139,837
年薪总额
基本工资
$124,197
股票
-
奖金
-
$110,434
$186,828
面试经验
1次面试
难度
3.0
/ 5
时长
14-28周
面试流程
1
Application Review
2
Recruiter Screen
3
Technical Phone Screen
4
Onsite/Virtual Interviews
5
Final Decision
常见问题
Technical Knowledge
Behavioral/STAR
Past Experience
Problem Solving
新闻动态
Ninety One UK Ltd Cuts Position in Cadence Design Systems, Inc. $CDNS - MarketBeat
MarketBeat
News
·
3d ago
Moran Wealth Management LLC Sells 19,592 Shares of Cadence Design Systems, Inc. $CDNS - MarketBeat
MarketBeat
News
·
3d ago
Cadence Maps Its Future Beyond EDA With Agentic AI and Simulation - HPCwire
HPCwire
News
·
4d ago
Lesser-Known Cadence Design Systems Just Landed Google and Nvidia Deals. Should You Buy CDNS Stock? - Barchart.com
Barchart.com
News
·
4d ago