refresh

Trending Companies

Trending

Jobs

JobsCadence

Senior Design Manager

Cadence

Senior Design Manager

Cadence

SHANGHAI

·

On-site

·

Full-time

·

1mo ago

Benefits & Perks

Competitive salary and equity

Conference budget

Parental leave

Remote options

Health benefits

Parental Leave

Healthcare

Required Skills

Framer

Adobe Creative Suite

Sketch

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

We are looking for an experienced SOC (System-on-Chip) Design Leader with over 10+ years’ hands-on experience managing and leading SOC teams and a strong understanding of design flows. This leader will drive technical strategy, oversee integration of complex silicon solutions for Cadence customers, mentor multi-disciplinary teams, and ensure high standards in technical execution.

Key Responsibilities:

  • Lead and mentor SOC designers and verification engineers across projects.
  • Manage all phases of SOC design: microarchitecture, RTL coding, integration, and reviews.
  • Collaborate with verification teams to ensure design intent, testability, and coverage; address complex debug issues.
  • Work closely with customer and internal engineering teams to deliver seamless service and support.
  • Interface with executive management, customers, and partners to align technical vision with business goals.
  • Improve SOC processes, tools, and methods to boost productivity and quality.
  • Oversee project schedules, resource allocation, and risk management.
  • Identify risks early and develop mitigation strategies.

Required Qualifications:

  • Bachelor’s/Master’s in Electrical/Computer Engineering or related field.
  • 10+ years in digital SOC design, with significant leadership experience.
  • Expertise in SOC integration, RTL, synthesis, timing closure, physical implementation.
  • Proven record leading complex projects and high-performance teams.
  • Practical knowledge of verification environments and requirements.
  • Experience integrating third-party IP, developing custom blocks, and managing deliverables.
  • Strong problem-solving and debugging skills at design and system level.
  • Proficient with industry-standard EDA tools.
  • Project management skills, including planning and risk mitigation.
  • Excellent English communication skills, able to explain technical concepts clearly.
  • Experience in multicultural, multi-site teams.
  • Familiarity with physical design, DFT, post-silicon debug, and system architecture.
  • Team-oriented, promotes innovation and conflict resolution.
  • Adaptable to fast-paced, shifting environments.

We’re doing work that matters. Help us solve what others can’t.

Total Views

0

Apply Clicks

0

Mock Applicants

0

Scraps

0

About Cadence

Cadence

Cadence

Public

Cadence Design Systems provides electronic design automation (EDA) software, hardware, and IP for designing and verifying electronic systems and semiconductors.

5,001-10,000

Employees

San Jose

Headquarters

Reviews

3.3

7 reviews

Work Life Balance

2.0

Compensation

2.5

Culture

1.8

Career

2.0

Management

1.5

15%

Recommend to a Friend

Pros

Built strong client relationships

Useful for repetitive tasks

Employment opportunities

Cons

Poor management and micromanagement

Lack of career growth opportunities

Technical architecture and code quality issues

Salary Ranges

65 data points

Junior/L3

Junior/L3 · Data Analyst

1 reports

$91,103

total / year

Base

$85,276

Stock

-

Bonus

$5,827

$59,612

$139,984

Interview Experience

1 interviews

Difficulty

3.0

/ 5

Duration

14-28 weeks

Interview Process

1

Application Review

2

Recruiter Screen

3

Technical Phone Screen

4

Onsite/Virtual Interviews

5

Final Decision

Common Questions

Technical Knowledge

Behavioral/STAR

Past Experience

Problem Solving