
AI processors and RISC-V computing
Chiplet Physical Design Engineer
必須スキル
Python
Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities.
As a Senior Chiplet Physical Design Engineer at Tenstorrent, you will work on a high-profile, cutting-edge program designing and integrating multiple chiplets into a System-in-Package (SiP). You’ll collaborate closely with Tenstorrent experts and leaders across the USA, Japan, and other global sites, as well as external partners, to deliver world-class CPU and AI silicon. In this role, you will own critical aspects of synthesis and place-and-route for high-speed CPU core designs, contributing directly to performance, power, and area outcomes on advanced process nodes.
This role isremote, based out of The United States.
We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting.
Who You Are
-
An experienced physical design engineer who thrives in complex, multi-stakeholder projects.
-
Detail-driven, with a strong sense of ownership from synthesis through design closure.
-
Comfortable working at advanced nodes (3nm and below) and multi-GHz designs.
-
A collaborative team player who enjoys mentoring others and influencing methodology.
-
Clear communicator who can balance technical depth with schedule and resource constraints.
What We Need
-
Bachelor’s, Master’s, or PhD in Electrical Engineering, Computer Engineering, or Computer Science.
-
10+ years of industry experience in physical design for CPU, or GPU products.
-
Strong hands-on experience with Synopsys and/or Cadence tools across synthesis, P&R, and closure.
-
Proven expertise in timing closure, ECO flows, and PV convergence at block and chip level.
-
Proficiency in scripting (TCL required; Python or similar strongly preferred) and strong English communication skills.
What You Will Learn
-
How large-scale chiplet-based systems are architected, implemented, and integrated into SiP solutions.
-
Best practices for achieving timing and power convergence on advanced silicon technologies.
-
How physical design decisions impact system-level performance and scalability.
-
Effective collaboration across global teams and external partners.
-
How Tenstorrent evolves and standardizes physical design methodologies across projects.
Compensation for all engineers at Tenstorrent ranges from $100k - $500k including base and variable compensation targets. Experience, skills, education, background and location all impact the actual offer made.
Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer.
This offer of employment is contingent upon the applicant being eligible to access U.S. export-controlled technology. Due to U.S. export laws, including those codified in the U.S. Export Administration Regulations (EAR), the Company is required to ensure compliance with these laws when transferring technology to nationals of certain countries (such as EAR Country Groups D:1, E1, and E2). These requirements apply to persons located in the U.S. and all countries outside the U.S. As the position offered will have direct and/or indirect access to information, systems, or technologies subject to these laws, the offer may be contingent upon your citizenship/permanent residency status or ability to obtain prior license approval from the U.S. Commerce Department or applicable federal agency. If employment is not possible due to U.S. export laws, any offer of employment will be rescinded.
閲覧数
0
応募クリック
0
Mock Apply
0
スクラップ
0
類似の求人

ASIC Digital Design Engineer
Cisco · Armenia

ASIC Engineer
Cisco · San Jose, California, US

ASIC Timing and Methodology Engineer
Qualcomm · San Diego, California, United States of America

AI Silicon Physical Design Engineer
Cerebras · Remote Office; Sunnyvale, CA

ASIC DFT Engineer
Broadcom · USA-Colorado-Fort Collins-4380 Ziegler Road
Tenstorrentについて

Tenstorrent
Series CTenstorrent is a semiconductor company that develops AI accelerator chips and software for machine learning workloads. The company focuses on creating scalable processor architectures for data centers and edge computing applications.
201-500
従業員数
Toronto
本社所在地
$2.6B
企業価値
レビュー
10件のレビュー
3.8
10件のレビュー
ワークライフバランス
3.2
報酬
2.8
企業文化
4.1
キャリア
3.4
経営陣
4.2
72%
知人への推奨率
良い点
Supportive management and strong leadership
Great team culture and fantastic colleagues
Cutting-edge technology and challenging projects
改善点
Heavy workload and frequent overtime
Fast-paced and stressful environment
Below industry standard salary
給与レンジ
24件のデータ
Staff/L6
Staff/L6 · Staff Field Application Engineer
1件のレポート
$261,520
年収総額
基本給
$201,323
ストック
-
ボーナス
-
$261,520
$261,520
最新情報
Tenstorrent Previews Large Compute Cluster, Generates Video Faster Than Real Time - EE Times
EE Times
News
·
2w ago
Former Tenstorrent Execs Launch AI& to Build Japan’s Full-stack AI Infrastructure - EE Times Asia
EE Times Asia
News
·
4w ago
Ex-Tenstorrent Execs Start Cloud Provider, AI Lab in Japan - EE Times
EE Times
News
·
6w ago
Interview with Toloka CEO (in Russian)
If you happen to understand Russian, here is a 2h interview with Toloka CEO Olga Megorskaya. Few things that I noted: * Industry is called Human Data, the biggest competitor is Scale AI. Basically they know how to produce human-generated data of a high quality that is used to train/post-train AI. These days it's a highly skilled people, sometimes with PhDs or many years of experience, but humans are unreliable, don't follow instructions, etc. - so it is a challenge to produce high quality data
·
6w ago
·
28
·
7