招聘
福利待遇
•Healthcare
•401(k)
•Commuter
必备技能
Verilog
VHDL
RTL design
Perl
TCL
Synthesis
Place and route
Timing closure
DFT insertion
CMOS design
Our Team:Join Semtech’s UK Digital R&D team, part of our Signal Integrity Products (SIP) group. Our team develops next-generation mixed-signal optical devices that push the boundaries of high-speed data transmission. We combine expertise in digital and mixed-signal design, verification, and system-level architecture to deliver innovative solutions to challenging industry problems.
As part of this highly skilled team, you’ll work in a collaborative, fast-paced environment, contributing directly to product architecture, design implementation, and production success. We value technical curiosity, innovation, and a collaborative mindset that drives both individual and team growth.
Job Summary:We are seeking a Principal or Senior Digital IC Design Engineer to take a leading role in the design and verification of advanced digital and mixed-signal optical devices. You will work closely with product definition teams to shape chip architecture, define detailed specifications, and deliver RTL designs through to tape-out. This role requires a high-energy, self-motivated engineer with strong communication skills and a passion for solving complex digital IC challenges.
You will have the opportunity to influence key architectural decisions, mentor junior engineers, and contribute to designs that are deployed in mass production.
Primary Responsibilities:In this role, you will take ownership of the digital design lifecycle and contribute to both design and verification of high-speed optical devices. Your responsibilities include:
- Collaborating with the product definition team to develop high-level requirements for new devices.
- Translating architecture documents and high-level specifications into detailed design specifications.
- Creating RTL designs using Verilog or VHDL, performing block and top-level simulations, and applying timing constraints.
- Developing comprehensive verification plans to fully validate designs through simulation.
- Behavioural modelling of complex analogue functions to support mixed-signal integration.
- Executing synthesis, place and route, DFT insertion, timing closure, and ATPG for SCAN test.
- Working closely with layout engineers to ensure designs meet LVS, DRC, and timing requirements.
- Supporting design verification environment definition, implementation, and debugging.
- Mentoring and guiding junior team members to support technical growth and knowledge sharing.
What We’re Looking For:We’re seeking a talented Principal or Senior Digital IC Design Engineer with a strong background in digital IC design who thrives in collaborative, high-performance teams. You will take ownership of the digital design lifecycle, influence architectural decisions, and help deliver next-generation mixed-signal optical devices.
Minimum Qualifications:
Principal: 10+ years experience in digital IC design from specification through to tape-out.
Senior: Minimum of 7+ years of relevant digital IC design experience.
Required for Both Levels:
- Proficiency in Verilog or VHDL for RTL design and verification.
- Experience in low-power, energy-efficient digital logic design.
- Knowledge of scripting languages such as Perl, TCL, or similar.
- Expertise with digital design tools for synthesis, place & route, timing closure, DFT insertion, and ECO from Synopsys or Cadence.
- Experience with CMOS process technologies from 180nm down to 28nm or below.
- Proven track record of delivering multiple designs into mass production.
- Degree in Electrical/Electronic Engineering or related field (BSc/MSc/BEng/MEng/PhD).
Desired Qualifications:
- Verification experience with System Verilog, C, or Vera.
- Exposure to mixed-signal verification or FPGA design.
Unique Differentiators for This Role:
- Opportunity to take a principal or senior role in shaping the architecture of next-generation mixed-signal optical devices.
- Work on designs that will be deployed in mass production and define the future of high-speed optical signal integrity products.
- Collaborate with a highly skilled, innovative R&D team in a fast-paced, technology-driven environment.
- Influence product decisions, mentor the next generation of engineers, and help build Semtech’s technical leadership in digital IC design.
UK Employee Benefits Include:
- Company Pension Scheme
- Company Bonus Scheme & Royalty Scheme
- Life Assurance & Income Protection
- Private Medical Healthcare & Health Cash Plan
- Employee Assistance Programme
- Cycle to Work Scheme
If you’re ready to take ownership of digital IC design for cutting-edge optical devices and help shape the future of Semtech’s Signal Integrity Products, apply today and join a team driving innovation in semiconductor technology!
All duties and responsibilities are essential job functions and requirements and are subject to possible modification to reasonably accommodate individuals with disabilities.
总浏览量
0
申请点击数
0
模拟申请者数
0
收藏
0
相似职位

Senior Product Engineer
Intercom · London, England

Senior Optical Engineer
Spire Global · Glasgow, Scotland, United Kingdom

EMEA Lease Senior Mechanical Engineer
Microsoft · Ireland, Dublin, Dublin; United Kingdom, London, London; Ireland, Multiple Locations, Multiple Locations

Staff Formal Verification Engineer - Qualcomm - Cambridge, UK
Qualcomm · Cambridge, United Kingdom

Senior Data Science Engineer, Sports Modelling
DraftKings · London, UK
关于Semtech

Semtech
PublicSemtech Corp supplies analog, mixed-signal semiconductors, and algorithms for enterprise, communication, and industrial applications.
1,001-5,000
员工数
Camarillo
总部位置
$1.2B
企业估值
评价
2.9
10条评价
工作生活平衡
3.8
薪酬
2.5
企业文化
2.8
职业发展
3.2
管理层
1.8
25%
推荐给朋友
优点
Great people and coworkers
Good work-life balance and remote work options
Learning opportunities and career growth potential
缺点
Poor management and leadership
Political workplace culture
Below average compensation and benefits
薪资范围
41个数据点
Mid/L4
Principal/L7
Senior/L5
Mid/L4 · SAP APO Business Analyst
2份报告
$92,738
年薪总额
基本工资
$80,642
股票
-
奖金
-
$90,850
$94,628
面试经验
1次面试
难度
2.0
/ 5
时长
14-28周
面试流程
1
Application Review
2
HR Screen
3
Hiring Manager Interview
4
Skills Assessment
5
Offer
常见问题
Past Experience
Technical Knowledge
Attention to Detail
Data Management Skills
Culture Fit
新闻动态
Semtech, Allegro MicroSystems, and Kulicke and Soffa Shares Skyrocket, What You Need To Know - Yahoo Finance UK
Yahoo Finance UK
News
·
3d ago
Semtech (NASDAQ:SMTC) Sets New 52-Week High - What's Next? - MarketBeat
MarketBeat
News
·
5d ago
A Look at Semtech Corp (SMTC) After 3.5% Gain -- GF Value $34.71 vs Price $93.27 - GuruFocus
GuruFocus
News
·
6d ago
Why Is Semtech (SMTC) Up 13.8% Since Last Earnings Report? - Yahoo Finance Singapore
Yahoo Finance Singapore
News
·
6d ago