refresh

Trending Companies

Trending

Jobs

JobsSemtech

Sr. Staff Digital Engineer

Semtech

Sr. Staff Digital Engineer

Semtech

IND - Hyderabad

·

On-site

·

Full-time

·

1w ago

Required Skills

SystemVerilog

Verilog

VHDL

Digital IC design

Logic synthesis

Timing closure

Python

Perl

tcl

UVM

Formal verification

Responsibilities:

  • Define, develop, verify and optimize complex digital circuits for low-power mixed-signal circuits. Design digital hardware functions and sub/full systems in RTL code using System Verilog, Verilog or VHDL. Collaborate with system design to create digital specification definition. Implement design for testability (scan chain, BIST, boundary scan) and diagnosis features to support hardware testing. Generate technical documentation and drive design reviews. (40%)

  • Define constraints, perform logic synthesis, implement or supervise physical design for timing closure, perform DFT insertion and create test vectors, perform static timing closure. (10%)

  • Support development of comprehensive verification plans and testbenches, including functional verification, RTL and gate-level simulations, timing analysis, and top verification. Define and implement pre-silicon digital hardware emulation and FPGA prototyping. (20%)

  • Support silicon lab evaluation, performance characterization and debug. (10%)

  • Interface with system, embedded firmware, analog, verification and cross functional teams. (10%)

  • Technical support to test, product and application engineers. (10%)

Minimum Qualifications:

  • 10+ years of industry experience in digital integrated circuit design

  • B.S. or M.S. in Electrical or Computer Engineering

  • Strong analytical, synthesis and problem solving skills

  • In-depth knowledge and experience in digital IC development for mixed-signal ICs, frontend-to-backend flow, timing closure, HW-SW architectures and co-design, data path, signal processing, low-power techniques, constraints development, timing analysis, system trade-offs (power, speed, hardware resources, area)

  • Strong background with MCU based hardware systems (ARM, RISC-V, PIC, STM32) with memories, digital micro-architecture, interfaces, and dedicated hardware peripherals

  • Proficiency in System Verilog/Verilog/VHDL, scripting languages (Python, Perl, tcl), debugging capabilities, and industry leading digital EDA tools (Synopsys, Cadence, Siemens)

  • Knowledge of verification methodologies and tools (System Verilog, UVM/OVM, formal verification)

  • Demonstration of technical leadership and innovation

  • Experience with standard hardware protocols (I2C, I3C, SPI, MIPI)

  • Hands-on experience with development boards, FPGAs, logic analyzers, oscilloscopes, supplies, multimeters and the associated measurement methods

  • Independent, self-motivated, rigorous, innovating, team player and able to follow through

  • Excellent verbal and written communication skills

  • Knowledge of system-level aspects: signal processing, mixed-signal, embedded firmware, analog, modelling, test and application

Desired Qualifications

  • Experience with system design methods & tools, Matlab, etc.

  • Experience with consumer and/or ITA market circuit developments

Total Views

0

Apply Clicks

0

Mock Applicants

0

Scraps

0

About Semtech

Semtech

Semtech Corp supplies analog, mixed-signal semiconductors, and algorithms for enterprise, communication, and industrial applications.

1,001-5,000

Employees

Camarillo

Headquarters

Reviews

2.9

10 reviews

Work Life Balance

3.8

Compensation

2.5

Culture

2.8

Career

3.2

Management

1.8

25%

Recommend to a Friend

Pros

Great people and coworkers

Good work-life balance and remote work options

Learning opportunities and career growth potential

Cons

Poor management and leadership

Political workplace culture

Below average compensation and benefits

Salary Ranges

29 data points

Mid/L4

Principal/L7

Senior/L5

Mid/L4 · SAP APO Business Analyst

2 reports

$92,738

total / year

Base

$80,642

Stock

-

Bonus

-

$90,850

$94,628

Interview Experience

1 interviews

Difficulty

2.0

/ 5

Duration

14-28 weeks

Interview Process

1

Application Review

2

HR Screen

3

Hiring Manager Interview

4

Skills Assessment

5

Offer

Common Questions

Past Experience

Technical Knowledge

Attention to Detail

Data Management Skills

Culture Fit