The NOKIA Optics Subsystems group develops the front-ends for coherent optical long-distance transmission modules to interconnect network nodes and data centers. We are expanding and looking for highly motivated and experienced engineers to join us to develop the next generations of transmission systems.

Within Optics Subsystems, the SoC (System-on-Chip) team members architect, specify, design and test the ASICs for the optical modules. Our main goal is to extend the optical reach and transmission bandwidth and at the same time reduce the power and floorspace needs by using the latest chip technologies.

Sounds interesting?
Be sure to check out details about our latest ASIC\SoC development, in the Optical Engines page:
https://www.nokia.com/networks/optical-networks/pse-6s/

and

ICE-X 800G ZR/ZR+ | Nokia.com

NION2026

Your skills and experience

Must have:

• Master’s or Ph.D. in Electrical Engineering, Computer Engineering, or a related discipline.
• Deep understanding of DSP theory and algorithms, including modulation, equalization, and error‑correction coding.
• Experience in communication system modeling. Proficiency in C/C++, Python, MATLAB, or similar languages.
• Working knowledge of ASIC and FPGA design principles.
• Strong problem‑solving skills and the ability to work independently. Clear, effective communication skills.

It would be beneficial if you also had:

• Laboratory experience with real‑time optical systems.

• Experience with Verilog or VHDL, and/or close collaboration with ASIC designers.

• Experience presenting technical topics to technical and non‑technical audiences.

• Familiarity with error‑correction codes.

• Contribute to the end-to-end architecture and implementation of high-performance DSP/FEC for coherent optical ASICs, turning advanced theory into silicon-proven capability.

• Develop, simulate, and validate new DSP and FEC algorithms (floating‑point and fixed‑point) to enhance performance, expand functionality, and reduce power consumption.

• Assess end‑to‑end link performance through system‑level simulations and practical measurements in optical transport environments.

• Partner with ASIC design teams to integrate DSP algorithms into coherent modem architectures.

• Prototype, test, and tune algorithms on hardware; reconcile lab results with pre‑silicon simulations.

• Analyze transceiver module performance and refine system models and simulation environments to align with requirements.

• Monitor algorithm performance continuously and share insights with cross‑functional teams.

• Coordinate with the firmware teams on feature implementation and software/hardware co‑design.