
Leading company in the technology industry
Principal High-Speed Analog Mixed Signal Design Engineer at Marvell
About the role
About Marvell
Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.
At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.
Your Team, Your Impact
As an Analog IC Design Principal Engineer with Marvell, you’ll be a member of the Central Engineering business group. If you picture Marvell as a wheel, Marvell's Central Engineering organization provides the most advanced and key analog IPs to all businesses within Marvell: including Data Center, Networking, Automotive, Storage, Security. You’ll be part of a key analog team that makes an outsized impact not only for the organization but also to the technological arc of innovation for future generations of Marvell's high-speed wireline and optical products.
What You Can Expect
- Ownership of complex design blocks and complete analog macros.
- Design and develop high-speed and low-power analog mixed-signal circuits in advanced CMOS technologies, with a focus on Ser Des (Serializer/Deserializer) die-to-die communication, and high-speed wireline design in general.
- Lead and contribute to the design of TIA, TX Drivers, ADCs, DACs, Regulators, Clock Generation and Distribution, DLLs, Custom high-speed digital circuits, CTLE, VGA.
- Cooperate with system and architecture team in identifying the optimal circuit solution based on overall cost function
- Supervise, coach and provide technical direction to more junior engineers
- Supervise and guide layout activities to ensure design accuracy and performance.
- Conduct post-silicon testing and validation of analog mixed-signal circuits.
- Collaborate with cross-functional teams to ensure successful project execution.
- Prepare and maintain detailed documentation of design processes and results.
- Participate and lead design reviews to ensure design quality and compliance with project requirements.
What We're Looking For
- MS/PhD in Electrical Engineering and 10+ years of demonstrated experience in high-speed and low-power design on advanced CMOS technologies in the following areas: Analog Front Ends (TX Driver, TIA, CTLE, VGA), Data Converters, Voltage Regulators, Clock Generation and Distribution, DLLs, custom high-speed digital circuits.
- Extensive experience in high speed TIA and/or TX Driver design is a plus
- Proven track record of successfully bringing multiple tape-outs to production.
- Ability to independently assess design trade-offs and select the best one based on business needs and implementation risk.
- Ability to identify, analyze, and resolve complex design challenges and issues, ensuring robust and reliable circuit performance.
- Ability to technically coordinate the work of junior employees, providing mentorship and guidance.
- Experience in overseeing layout engineers, providing guidance on best practices, and ensuring that layout designs meet performance, area, and reliability requirements.
- Proficiency in post-silicon validation, including hands-on experience with lab equipment, debugging, and characterization of analog mixed-signal circuits.
- In-depth knowledge of CMOS process technology, device physics, and the impact of process variations on circuit performance.
- Proficient in using electronic design automation (EDA) tools for schematic capture, simulation, layout, and verification, such as Cadence, Synopsys, or Mentor Graphics.
- Very good understanding of related areas such as RTL, Firmware, Design Verification, Design for Test, and Physical Design.
- Strong communication and teamwork skills.
Expected Base Pay Range (USD)
174,530 - 261,400, $ per annum
The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.
Additional Compensation and Benefit Elements
Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process.
All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.
Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com.
Interview Integrity
To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.
These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.
This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.
Required skills
Analog IC design
Mixed-signal design
SerDes
CMOS
Circuit design
High-speed interfaces
Total Views
0
Total Apply Clicks
0
Total Mock Apply
0
Total Bookmarks
0
More open roles at Marvell

Principal Engineer (L2, L3 Protocol Development, Switching/Routing)
Marvell · Bangalore

FP&A Systems Principal Professional / Solution Architect
Marvell · Santa Clara; Irvine

Senior Staff Applications Engineer
Marvell · Santa Clara, CA

Staff Physical Design Engineer
Marvell · Irvine, CA

Supplier Quality Engineer (SQE) – Photonics & Optical Packaging
Marvell · KR - Seoul
Similar jobs

Senior Principal Electrical Engineer (Hybrid)
Collins Aerospace (RTX) · US-IA-CEDAR RAPIDS-106 ~ 400 Collins Rd NE ~ BLDG 106

Senior Software Engineer - Space and RF Sensors (Onsite)
RTX (Raytheon) · US-IN-FT WAYNE-150A ~ 1010 Production Rd ~ BLDG 150A

Principal Command & Telemetry Software Modernization Engineer (Onsite)
RTX (Raytheon) · US-CO-AURORA-S75 ~ 16800 E Centretech Pkwy ~ BLDG S75

Senior C/C++ Software Development Engineer
RTX (Raytheon) · US-MA-TEWKSBURY-TB3 ~ 50 Apple Hill Dr ~ CONCORD BLDG, Tewksbury Tb3 300 Concord

Principal Electrical Engineer-FPGA Design- Onsite Tucson, AZ
RTX (Raytheon) · US-AZ-TUCSON-M02 ~ 1151 E Hermans Rd ~ BLDG M02
About Marvell

Marvell
PublicMarvell Technology, Inc. is an American company, headquartered in Santa Clara, California, which develops and produces semiconductors and related technology.
5,001-10,000
Employees
Santa Clara
Headquarters
$15.2B
Valuation
Reviews
10 reviews
4.0
10 reviews
Work-life balance
4.2
Compensation
3.5
Culture
4.1
Career
3.2
Management
3.4
75%
Recommend to a friend
Pros
Supportive team and leadership
Good work-life balance and flexibility
Collaborative and inclusive environment
Cons
Management issues and disorganization
Limited career advancement opportunities
High workload and stress
Salary Ranges
16 data points
Junior/L3
Junior/L3 · DATA SCIENCE AND ENGINEERING PROFESSIONAL II
1 reports
$111,800
total per year
Base
$86,000
Stock
-
Bonus
-
$111,800
$111,800
Interview experience
1 interviews
Difficulty
3.0
/ 5
Duration
14-28 weeks
Offer rate
100%
Experience
Positive 100%
Neutral 0%
Negative 0%
Interview process
1
Application Review
2
Recruiter Call
3
Technical Screen
4
Final Round Interview
5
Offer Decision
Common questions
Technical Knowledge
System Design
Behavioral/STAR
Past Experience
UI/UX Design Principles
Latest updates
Marvell Technology (NASDAQ:MRVL) Trading Down 3.1% - Here's What Happened - MarketBeat
MarketBeat
News
·
1w ago
Is Marvell Stock a Buy After Alphabet and Nvidia Deals? - The Motley Fool
The Motley Fool
News
·
2w ago
Marvell Technology (MRVL) Announces the Acquisition of Polariton Technologies - Yahoo Finance
Yahoo Finance
News
·
2w ago
Broadcom, Marvell set to benefit as 1.6T optical modules near mass production - digitimes
digitimes
News
·
2w ago