refresh

トレンド企業

トレンド企業

採用

求人Intel

SoC PnP Validation Engineer

Intel

SoC PnP Validation Engineer

Intel

3 Locations

·

On-site

·

Full-time

·

1mo ago

必須スキル

Python

Job Details:

Job Description:

Intel Silicon Architecture, Power-Performance (SiA PTP) team is looking for a highly skilled SoC performance engineer to join our PnP validation team. We are a post silicon team responsible for attaining SOC-IP power-performance expectations for Intel's client products. This role requires regular onsite presence to fulfill essential job responsibilities. Performs low-level and complex debug for multiple systems, subsystems within a product, or at the SoC level for Intel products. Works to continuously improve the debug discipline through new design for debug (DFD) tools and scripts. Applies deep understanding of SoC design, architecture, firmware, and software to resolve triage failures, marginality issues, and conduct root cause analysis.

As a PnP validation engineer, you will be able to develop, execute validation test plans and directed tests to ensure adherence to validation standards and procedures. In this role, you will have the opportunity to work on cutting edge technology, use best in class systems and equipment. We expect you to have good scripting skills and be able to process large amounts of performance data, use automation for analyzing and optimizing SOC and Compute performance.

You will also work closely with cross-functional teams to ensure our So Cs meet the highest standards of performance, power efficiency and identifying opportunities for improvement.

Qualifications:

Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research. Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum Qualifications:

  • Bachelor's degree in a STEM (Science, Technology, Engineering, Mathematics) or a related field.

  • 2+ years hands-on experience on validation platforms.

  • Functional OSPM (Operating System-directed Power Management) experience including PPM, P-states, C-states, and thermal management experience.

  • PnP Benchmark experience with industry-standard performance benchmarks and power-performance characterization methodologies is highly desirable.

Preferred Qualifications:

  • Scripting knowledge basics focusing on Python to pick simple automation scripting.

  • Experience in using power measurement tools including NIDAQ-Intec and thermal control equipment.

  • Process large amounts of Power-Performance data for analysis.

Job Type:

Experienced Hire

Shift:

Shift 1 (United States of America)

Primary Location:

US, California, Folsom

Additional Locations:

US, California, Santa Clara, US, Oregon, Hillsboro

Business group:

Silicon and Platform Engineering Group (SPE): Deliver breakthrough silicon and platform solutions that deliver industry-leading products today while also defining the next generation of computing experiences.

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.

Annual Salary Range for jobs which could be performed in the US: $105,650.00-200,340.00 USD

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will require an on-site presence. Job posting details (such as work model, location or time type) are subject to change.

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

総閲覧数

0

応募クリック数

0

模擬応募者数

0

スクラップ

0

Intelについて

Intel

Intel

Public

Intel Corporation is an American multinational technology company headquartered in Santa Clara, California. It designs, manufactures, and sells computer components such as central processing units (CPUs) and related products for business and consumer markets.

120,000+

従業員数

Santa Clara

本社所在地

$200B

企業価値

レビュー

3.4

10件のレビュー

ワークライフバランス

2.5

報酬

4.0

企業文化

3.5

キャリア

3.0

経営陣

2.5

65%

友人に勧める

良い点

Good benefits and compensation

Innovative technology and projects

Collaborative supportive environment

改善点

Work-life balance challenges and long hours

Management issues and disorganization

High-pressure stressful environment

給与レンジ

18件のデータ

Senior/L5

Senior/L5 · Advanced Field Service Engineering Data Analyst

1件のレポート

$132,904

年収総額

基本給

$102,234

ストック

-

ボーナス

-

$132,904

$132,904

面接体験

2件の面接

難易度

3.0

/ 5

期間

14-28週間

面接プロセス

1

Application Review

2

Recruiter Screen

3

Technical Phone Screen

4

Onsite/Virtual Interviews

5

Team Matching

6

Offer

よくある質問

Coding/Algorithm

Technical Knowledge

Behavioral/STAR

System Design

Past Experience