採用
Job Details:
Job Description:
The Intel CPU Team is looking for a highly motivated and technically savvy experienced leader to join our team as a Senior CPU Power Delivery Engineer. We are looking for a candidate interested in a cross functional role between circuit design and physical integration for enabling the complete power delivery solution and reliability convergence for the next generation CPU cores. This will be a fast-paced dynamic environment where you will have the opportunity to work on a wide spectrum of circuit and physical design activities.
Primary roles and responsibilities include but are not limited to:
- Performing feasibility study, design/verification/simulation of power distribution network (PDN) and sign off of IR/EM metrics
- Working with power management architects and layout team to define and implement power gating solutions
- Working with RTL, SD and Circuit teams to converge the design on all PDN metrics
- Defining bump patterns and on-die power grid
- Working with package integration team to ensure complete IP system meets the design specification
- Working with post-Silicon debug team to triage, debug and fix potential power distribution network issues
Behavioral traits that we are looking for:
- Logical thinking, analytical and problem-solving skills
- Very good verbal/written communication
- Excellent interpersonal skills
- Skilled at prioritizing work and multi-tasking
Intel invests in our people and offers a complete and competitive package of benefits employees and their families through every stage of life.
See Intel Benefits for more details.
Qualifications:
You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.
Minimum Qualifications and Experience:
Bachelor's degree in Electrical /Computer Engineering or related field with 10+ years of work experience. Or a Master's degree in the same field with 7+ years of work experience and/or a PhD in the same field with 3+ years of work experience.
Your experience described above must be in the following:
- Physical Design, So
C Design or CPU Design:
- Very Large Scale Integration (VLSI)
- Power Delivery design, implementation and validation of high-performance and low-power designs
- Mentor Graphics Red Hawk or equivalent commercial tool for EM and IR drop analysis
Preferred Qualifications and Experience:
- Circuit design trade-off for power, performance and area
- Low power implementation techniques
- TCL/Python coding
Join us in shaping the future of computing. Apply today to be part of Intel's mission to deliver exceptional technology that transforms the way the world lives, works, and connects.
Job Type:
Experienced Hire
Shift:
Shift 1 (United States of America)
Primary Location:
US, Texas, Austin
Additional Locations:
US, Oregon, Hillsboro
Business group:
Silicon and Platform Engineering Group (SPE): Deliver breakthrough silicon and platform solutions that deliver industry-leading products today while also defining the next generation of computing experiences.
Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Position of Trust
N/A
Benefits
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.
Annual Salary Range for jobs which could be performed in the US: $164,470.00-232,190.00 USD
The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. Job posting details (such as work model, location or time type) are subject to change.
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
総閲覧数
0
応募クリック数
0
模擬応募者数
0
スクラップ
0
類似の求人

Sr. Principal Scientist - MES Process Area Lead
Eli Lilly · US, Lebanon IN

Principal Software Engineer - Enterprise AI Platform
NVIDIA · US, CA, Santa Clara

Principal Scientist - Contamination Control Strategy
Eli Lilly · US, Lebanon IN

Engineer/Senior Engineer – T&D Standards
AES Corporation · US

Staff Analog Design Engineer
Analog Devices · US, MA, Wilmington
Intelについて

Intel
PublicIntel Corporation is an American multinational technology company headquartered in Santa Clara, California. It designs, manufactures, and sells computer components such as central processing units (CPUs) and related products for business and consumer markets.
120,000+
従業員数
Santa Clara
本社所在地
$200B
企業価値
レビュー
2.7
1件のレビュー
ワークライフバランス
3.0
報酬
3.5
企業文化
3.5
キャリア
2.5
経営陣
2.5
25%
友人に勧める
良い点
Company culture
Benefits package
Good communications about culture
改善点
Poor rejection process
Spam emails to candidates
Frustrating candidate experience
給与レンジ
16件のデータ
Senior/L5
Senior/L5 · Advanced Field Service Engineering Data Analyst
1件のレポート
$132,904
年収 総額
基本給
$102,234
ストック
-
ボーナス
-
$132,904
$132,904
面接体験
2件の面接
難易度
3.0
/ 5
期間
14-28週間
面接プロセス
1
Application Review
2
Recruiter Screen
3
Technical Phone Screen
4
Onsite/Virtual Interviews
5
Team Matching
6
Offer
よくある質問
Coding/Algorithm
Technical Knowledge
Behavioral/STAR
System Design
ニュース&話題
Intel Poised to Land Major Foundry Deals for Advanced 14A Chip Fab - HotHardware
HotHardware
News
·
2d ago
I Tested Qualcomm's Snapdragon X2 Elite Extreme: This 18-Core Power CPU Hits Hard Against AMD, Apple, Intel - PCMag
PCMag
News
·
2d ago
Nvidia Stock Slaughters Rivals AMD & Intel as the as Blackwell Ultra Racks ‘Lead the Market by Two Generations’ - Yahoo Finance
Yahoo Finance
News
·
2d ago
Intel Core Ultra 250K Plus vs AMD Ryzen 5 9600X faceoff — battle for the best $200 CPU - Tom's Hardware
Tom's Hardware
News
·
2d ago