At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

We are seeking a Principal ATE Test Engineer to lead development and deployment of production test solutions for our large complex So Cs deployed in our Emulation Products. This role owns ATE test strategy and execution from first silicon bring‑up through qualification and high‑volume manufacturing, working closely with design, DFT, and global manufacturing partners.

This is a hands‑on technical leadership role for engineers passionate about silicon quality, yield, and scalable test solutions.

Job Responsibilities:

• Lead ATE test development for wafer sort (CP) and final test (FT)
• Drive first‑silicon bring‑up, debug, and characterization
• Define test coverage, binning, guard‑banding, and production release criteria
• Analyze yield and failure data; drive test‑related yield and quality improvements
• Partner with DFT, design, OSATs, and test houses to ensure manufacturable solutions
• Support qualification, production ramp, and sustained manufacturing
• Mentor engineers and act as a technical test leader across product teams

Job Qualifications:

• 10+ years of experience in ATE test engineering
• Strong hands‑on experience with CP/FT test program development
• Experience with Advantest 93K ATE platform
• Solid understanding of DFT and silicon debug
• Proven experience supporting production and working with offshore test partners
• Strong problem‑solving and cross‑functional communication skills

We’re doing work that matters. Help us solve what others can’t.