招聘
必备技能
Analog circuit design
Circuit simulation
High-speed design
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
- Job Responsibilities
- Design, simulate, verify high-speed Ser Des interface circuits.
- Develop AMS models for high-speed analog circuit modules and support IP verification.
- Define IC module performance specifications and create design documentation.
- Design IC modules and provide guidance for layout implementation.
- Support chip testing, performance validation, and laboratory debugging.
Requirements:
- Master’s degree or above in Microelectronics, Circuits and Systems, or related fields, with a strong foundation in analog circuit analysis and understanding.
- Solid theoretical and practical experience in electromagnetic fields, transmission lines, spiral inductors, or resonant circuits is a plus.
- Proficiency in using Cadence custom circuit design tools (Virtuoso, Spectre, etc.).
- Ability to independently complete technical tasks, perform manual analysis and verification, testing, and quantify work results.
- Excellent communication skills and strong team collaboration abilities.
We’re doing work that matters. Help us solve what others can’t.
总浏览量
0
申请点击数
0
模拟申请者数
0
收藏
0
相似职位

CD
Johnson & Johnson · CN008 Chengdu Zong Fu Rd

EL Technical & Design Promotion Speciali
ABB · Beijing, Beijing, China

Artist, TDS Creative
Walt Disney · Shanghai, China

动画师 - Unpublished R&D Product (Contract)
Riot Games · Shanghai, China

技术美术,渲染 - Unpublished R&D Product (Contract)
Riot Games · Shanghai, China
关于Cadence

Cadence
PublicCadence Design Systems provides electronic design automation (EDA) software, hardware, and IP for designing and verifying electronic systems and semiconductors.
5,001-10,000
员工数
San Jose
总部位置
$8.5B
企业估值
评价
4.0
10条评价
工作生活平衡
4.2
薪酬
2.8
企业文化
4.1
职业发展
3.2
管理层
3.4
72%
推荐给朋友
优点
Good work-life balance
Supportive and collaborative team environment
Flexible work arrangements
缺点
Below market compensation
Limited career advancement opportunities
Heavy workload and long hours
薪资范围
58个数据点
Mid/L4
Mid/L4 · Design Engineer
6份报告
$139,837
年薪总额
基本工资
$124,197
股票
-
奖金
-
$110,434
$186,828
面试经验
1次面试
难度
3.0
/ 5
时长
14-28周
面试流程
1
Application Review
2
Recruiter Screen
3
Technical Phone Screen
4
Onsite/Virtual Interviews
5
Final Decision
常见问题
Technical Knowledge
Behavioral/STAR
Past Experience
Problem Solving
新闻动态
Ninety One UK Ltd Cuts Position in Cadence Design Systems, Inc. $CDNS - MarketBeat
MarketBeat
News
·
3d ago
Moran Wealth Management LLC Sells 19,592 Shares of Cadence Design Systems, Inc. $CDNS - MarketBeat
MarketBeat
News
·
3d ago
Cadence Maps Its Future Beyond EDA With Agentic AI and Simulation - HPCwire
HPCwire
News
·
4d ago
Lesser-Known Cadence Design Systems Just Landed Google and Nvidia Deals. Should You Buy CDNS Stock? - Barchart.com
Barchart.com
News
·
4d ago