채용
필수 스킬
Analog circuit design
Circuit simulation
High-speed design
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
- Job Responsibilities
- Design, simulate, verify high-speed Ser Des interface circuits.
- Develop AMS models for high-speed analog circuit modules and support IP verification.
- Define IC module performance specifications and create design documentation.
- Design IC modules and provide guidance for layout implementation.
- Support chip testing, performance validation, and laboratory debugging.
Requirements:
- Master’s degree or above in Microelectronics, Circuits and Systems, or related fields, with a strong foundation in analog circuit analysis and understanding.
- Solid theoretical and practical experience in electromagnetic fields, transmission lines, spiral inductors, or resonant circuits is a plus.
- Proficiency in using Cadence custom circuit design tools (Virtuoso, Spectre, etc.).
- Ability to independently complete technical tasks, perform manual analysis and verification, testing, and quantify work results.
- Excellent communication skills and strong team collaboration abilities.
We’re doing work that matters. Help us solve what others can’t.
총 조회수
0
총 지원 클릭 수
0
모의 지원자 수
0
스크랩
0
비슷한 채용공고

CD
Johnson & Johnson · CN008 Chengdu Zong Fu Rd

EL Technical & Design Promotion Speciali
ABB · Beijing, Beijing, China

Artist, TDS Creative
Walt Disney · Shanghai, China

动画师 - Unpublished R&D Product (Contract)
Riot Games · Shanghai, China

技术美术,渲染 - Unpublished R&D Product (Contract)
Riot Games · Shanghai, China
Cadence 소개

Cadence
PublicCadence Design Systems provides electronic design automation (EDA) software, hardware, and IP for designing and verifying electronic systems and semiconductors.
5,001-10,000
직원 수
San Jose
본사 위치
$8.5B
기업 가치
리뷰
4.0
10개 리뷰
워라밸
4.2
보상
2.8
문화
4.1
커리어
3.2
경영진
3.4
72%
친구에게 추천
장점
Good work-life balance
Supportive and collaborative team environment
Flexible work arrangements
단점
Below market compensation
Limited career advancement opportunities
Heavy workload and long hours
연봉 정보
58개 데이터
Mid/L4
Mid/L4 · Design Engineer
6개 리포트
$139,837
총 연봉
기본급
$124,197
주식
-
보너스
-
$110,434
$186,828
면접 경험
1개 면접
난이도
3.0
/ 5
소요 기간
14-28주
면접 과정
1
Application Review
2
Recruiter Screen
3
Technical Phone Screen
4
Onsite/Virtual Interviews
5
Final Decision
자주 나오는 질문
Technical Knowledge
Behavioral/STAR
Past Experience
Problem Solving
뉴스 & 버즈
Ninety One UK Ltd Cuts Position in Cadence Design Systems, Inc. $CDNS - MarketBeat
MarketBeat
News
·
3d ago
Moran Wealth Management LLC Sells 19,592 Shares of Cadence Design Systems, Inc. $CDNS - MarketBeat
MarketBeat
News
·
3d ago
Cadence Maps Its Future Beyond EDA With Agentic AI and Simulation - HPCwire
HPCwire
News
·
4d ago
Lesser-Known Cadence Design Systems Just Landed Google and Nvidia Deals. Should You Buy CDNS Stock? - Barchart.com
Barchart.com
News
·
4d ago