招聘
必备技能
C++
Numerical analysis
VLSI circuit simulation
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
The Engineer is responsible for designing, implementing and maintaining software designed to perform transistor-level VLSI circuit simulation. The ideal candidate would have expertise in numerical techniques for VLSI circuit simulation. Understanding of analog/RF/custom IC design and verification practices is a strong plus. Candidate should have an advanced degree in electrical engineering, computer science, applied mathematics, or similar. Candidates with experience in related fields will be considered, particularly:
1. Numerical analysis, especially numerical linear algebra, sparse matrix techniques, or numerical methods for solution of ordinary differential equations;
-
High performance computing (HPC) and performance critical applications;
-
Including (but no limited) hardware-aware optimization, GPU, etc.
-
Computational electromagnetics
Candidate should be proficient in C/C development. Demonstrated software engineering skills, with a good understanding of efficient implementation of high-performance numerical algorithms and associated data structure design, is a plus.
Candidate should have strong communications and interpersonal skills and be able to work as part of a geographically distributed development team.
The engineer should have ability to work with an engineering and cross-functional team to deliver innovative technologies in a production environment.
We’re doing work that matters. Help us solve what others can’t.
总浏览量
0
申请点击数
0
模拟申请者数
0
收藏
0
相似职位

Principal Engineer
Johnson Controls · Wuxi-Jiangsu-China

Principal Software Engineer
Veeva Systems · China - Beijing
Mechanical Staff Engineer
Nextracker · China, Shenzhen

R&D Principal Engineer - Software
ABB · Hangzhou, Zhejiang, China

Principal Software Developer - Platform
Veeva Systems · China - Beijing
关于Cadence

Cadence
PublicCadence Design Systems provides electronic design automation (EDA) software, hardware, and IP for designing and verifying electronic systems and semiconductors.
5,001-10,000
员工数
San Jose
总部位置
$8.5B
企业估值
评价
4.0
10条评价
工作生活平衡
4.2
薪酬
2.8
企业文化
4.1
职业发展
3.2
管理层
3.4
72%
推荐给朋友
优点
Good work-life balance
Supportive and collaborative team environment
Flexible work arrangements
缺点
Below market compensation
Limited career advancement opportunities
Heavy workload and long hours
薪资范围
58个数据点
Junior/L3
Junior/L3 · Data Analyst
1份报告
$91,103
年薪总额
基本工资
$85,276
股票
-
奖金
$5,827
$59,612
$139,984
面试经验
1次面试
难度
3.0
/ 5
时长
14-28周
面试流程
1
Application Review
2
Recruiter Screen
3
Technical Phone Screen
4
Onsite/Virtual Interviews
5
Final Decision
常见问题
Technical Knowledge
Behavioral/STAR
Past Experience
Problem Solving
新闻动态
Ninety One UK Ltd Cuts Position in Cadence Design Systems, Inc. $CDNS - MarketBeat
MarketBeat
News
·
4d ago
Moran Wealth Management LLC Sells 19,592 Shares of Cadence Design Systems, Inc. $CDNS - MarketBeat
MarketBeat
News
·
4d ago
Cadence Maps Its Future Beyond EDA With Agentic AI and Simulation - HPCwire
HPCwire
News
·
4d ago
Lesser-Known Cadence Design Systems Just Landed Google and Nvidia Deals. Should You Buy CDNS Stock? - Barchart.com
Barchart.com
News
·
5d ago