refresh

Trending Companies

Trending

Jobs

JobsApple

CPU Microarchitect/RTL Engineer

Apple

CPU Microarchitect/RTL Engineer

Apple

Austin, TX

·

On-site

·

Full-time

·

2w ago

Benefits & Perks

Healthcare

401(k)

Equity

Learning Budget

Healthcare

401k

Equity

Learning

Required Skills

Microprocessor architecture

Verilog

VHDL

Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products! The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver groundbreaking Apple products!
Apple's Silicon Engineering Group (SEG) designs high-performance, low power microprocessors that power our innovative products, including the i Phone, i Pad, Watch, Vision Pro, and Mac. We are looking for an experienced engineer to drive architecture and RTL development of next generation CPUs.

Description:

As a RTL Engineer, you will own or participate in the following:

  • Microarchitecture development and specification - from early high-level architectural exploration through micro architectural research and arriving at a detailed specification

  • RTL feature ownership - development, assessment and refinement of new RTL features to target power, performance, area and timing goals

  • Validation - support test bench development and simulation for functional and performance verification

  • Performance exploration and correlation - explore high performance strategies and validate that the RTL design meets targeted performance

  • Design delivery - work with multifunctional engineering team to implement and validate physical design on the aspects of timing, area, reliability, testability, and power

Preferred Qualifications:

Knowledge of logic design principles

Expertise with one or more of the following areas: instruction fetch and decode, branch prediction, instruction scheduling, register renaming, out-of-order execution, integer and floating point execution, load/store execution, or cache and memory subsystems

Understanding of timing, power and area tradeoffs in CPU microarchitecture

Understanding of low power and high performance microarchitecture techniques

Experience using an interpretive language such as Perl or Python

Experience with simulators and waveform debugging tools such as Verdi

Minimum Qualifications:

Minimum BS and 3+ years of relevant industry experience

Experience with microprocessor architecture

Experience with Verilog or VHDL:

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant .

Total Views

0

Apply Clicks

0

Mock Applicants

0

Scraps

0

About Apple

Apple

Apple

Public

A technology company that designs, manufactures, and markets consumer electronics, personal computers, and software.

10,001+

Employees

Cupertino

Headquarters

$3.5T

Valuation

Reviews

4.0

10 reviews

Work Life Balance

4.0

Compensation

4.2

Culture

3.8

Career

3.5

Management

3.2

75%

Recommend to a Friend

Pros

Great coworkers and people

Excellent benefits and perks

Fast-paced and engaging work environment

Cons

High expectations and pressure

Management quality varies

Limited career progression opportunities

Salary Ranges

17,968 data points

L2

L3

L4

L5

L6

L2 · Business Analyst L2

0 reports

$114,215

total / year

Base

$45,686

Stock

$57,108

Bonus

$11,422

$79,951

$148,480

Interview Experience

5 interviews

Difficulty

3.4

/ 5

Duration

28-42 weeks

Offer Rate

20%

Experience

Positive 20%

Neutral 40%

Negative 40%

Interview Process

1

Application Review

2

Recruiter Screen

3

Technical Phone Screen

4

Behavioral Interview

5

Onsite/Virtual Interviews

6

Team Matching

7

Offer

Common Questions

Coding/Algorithm

System Design

Behavioral/STAR

Technical Knowledge

Culture Fit