refresh

热门公司

Trending

招聘

JobsAMD

RTL / Soc Design & Integration Lead

AMD

RTL / Soc Design & Integration Lead

AMD

Bangalore

·

On-site

·

Full-time

·

1mo ago

Benefits & Perks

Design tool subscriptions

Creative environment

Parental leave

Conference budget

Flexible work schedule

Remote options

Parental Leave

Required Skills

Adobe Creative Suite

Figma

InVision

WHAT YOU DO AT AMD CHANGES EVERYTHING:

At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond.  Together, we advance your career.MTS SILICON DESIGN ENGINEERTHE ROLE:
The focus of this role in the AECG ASIC organization is to provide hands-on technical leadership in developing microarchitecture, implementing the design in RTL, RTL Integration etc. ensuring quality (design checks and verification reviews) and PD support for next generation ASICs

THE PERSON: You have a passion for modern, complex SoC architecture with various IO peripherals and heterogeneous processor systems and digital design & verification in general. You are a team player who has excellent communication skills and experience collaborating in a corporate environment with other architects & engineers located in different sites/time-zones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.

KEY RESPONSIBILITIES:

  • Define and specify micro-architecture of ASIC building blocks and necessary infrastructure based on architecture, PPA, DFT, Functional Safety requirements
  • RTL design and debug of complex blocks in Verilog / System Verilog
  • Analyze design metrics and make implementation choices to optimize PPA
  • RTL Integration
  • Work with implementation, verification and physical design teams to achieve high quality design and successful tape out
  • Address customer problems through innovative enhancements to product architecture/ micro-architecture
  • Collaborate with cross-functional teams to solve novel problems across multiple functional areas in development of clocking features and/or algorithms
  • Lead internal and external teams for RTL design

 PREFERRED EXPERIENCE:

  • 8+years of experience in an ASIC RTL Design execution role leading to an understanding of end-end development.
  • Strong foundation in SoC architecture and processor systems with proven years of experience
  • Good analytical problem solving, and attention to details
  • Excellent written and verbal communication skills
  • Knowledge of CPU, AXI Interconnect, and I/O peripherals
  • Knowledge of SOC development flow and accelerator IP
  • ASIC design flow and direct experience with ASIC RTL design and Integration.
  • Digital design and experience with RTL design in Verilog/System Verilog
  • Circuit timing/STA, and practical experience with Prime Time or equivalent tools
  • Low power digital design and analysis
  • Modern SOC tools including Spyglass, Questa CDC, Cadence Conformal, VCS simulation
  • TCL, Perl, Python scripting
  • Version control systems such as Perforce, ICManage or Git
  • Strong verbal and written communication skills
  • Ability to organize and present complex technical information
  • Fluent in working with Linux environment

 ACADEMIC CREDENTIALS:

  • BE, B.Tech, BS, ME, MTech, or MS degree in in Electronics, Electrical or Computer Engineering.

  • Hands-on Experience in design and integration of complex subsystems or SOC level integration, quality cleanup and delivery to DV, physical design teams. Strong understanding of SOC globals like clocking, reset, boot and power management flows, low power design techniques, security

  • Strong technical leader who communicates well with great collaboration skills

  • Good understanding of other domains like pre-si verification, Synthesis, and physical design

Benefits offered are described:  AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position.  AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

Total Views

0

Apply Clicks

0

Mock Applicants

0

Scraps

0

About AMD

AMD

AMD

Public

A semiconductor company that designs and develops graphics units, processors, and media solutions

10,001+

Employees

Santa Clara

Headquarters

Reviews

3.5

25 reviews

Work Life Balance

3.2

Compensation

4.1

Culture

3.6

Career

3.4

Management

3.1

65%

Recommend to a Friend

Pros

Good compensation and benefits

Positive work environment

Great management and coworkers

Cons

Poor work life balance

Micromanagement and excessive tracking

Too much pressure and workload

Salary Ranges

6 data points

L2

L3

L4

L5

L6

M3

M4

M5

M6

L2 · Graphic Designer L2

0 reports

$162,512

total / year

Base

$65,005

Stock

$81,256

Bonus

$16,251

$113,758

$211,266

Interview Experience

5 interviews

Difficulty

3.6

/ 5

Duration

14-28 weeks

Offer Rate

60%

Experience

Positive 20%

Neutral 20%

Negative 60%

Interview Process

1

Application Review

2

Recruiter Screen

3

Technical Phone Screen

4

Technical Interview

5

Hiring Manager Interview

6

Offer

Common Questions

Coding/Algorithm

Technical Knowledge

Behavioral/STAR

Past Experience

System Design