refresh

トレンド企業

トレンド企業

採用

求人VMware

Digital Signal Processing and System Validation Engineer

VMware

Digital Signal Processing and System Validation Engineer

VMware

USA-California-San Jose-1320 Ridder Park Drive

·

On-site

·

Full-time

·

2d ago

Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Broadcom is looking for a Digital Signal Processing and System Validation Engineer. In this highly visible role, you will be designing digital signal processing blocks for the next generation of optical data center connectivity products. You will be responsible for validating the ASIC architecture post and pre-silicon.

Qualifications include:

  • MS in Electrical Engineering or Computer Engineering with 10+ years or PhD with 7+ years of experience in digital signal processing design for Ser Des and serial link high-speed data center networking.

  • Experience in post silicon validation of digital and analog mixed-signal IPs.

  • Deep understanding of ADC and analog based optical and electrical interconnect architectures such as 100G/200G/400G per lane PAM4 and NRZ design trade-offs to drive attainment on metrics such as performance, power, and cost over the project lifetime.

  • Experience translating CDR and equalization architectures into Verilog code for logic synthesis.

  • Proficient with Matlab, Simulink and Verilog-HDL/System Verilog coding.

  • Experience with front end tools such as NCVerilog, NCSIM, Simvision, Spyglass.

  • Exposure to Design for test, understanding of scan concept and writing DFT friendly RTL.

  • Experience in synthesis, CDC, static timing analysis.

  • Exposure to SDF annotated simulations with good understanding of parasitic delays.

Highly Desired Qualifications:

  • Good understanding of high speed DSP applications and algorithms.

  • Prior experience of high speed ADC, FFE, DFE, CDR Adaptation algorithms for PAM4 signals.

  • Understanding of logic optimization for low power, timing margins & DFT.

  • Deep understanding of Signal Integrity and Power Integrity modeling for High Speed designs.

  • Understanding & exposure to Verilog AMS simulation, experience in behavioral models of analog circuits will be helpful.

  • Willing to work in a multifunctional role.

  • Strong written and verbal communication skills, with the specific ability to speak to various technical and management levels.

  • Proactive, collaborative and creative approach to innovation, technical development and consensus facilitation to influence optimal project results.

  • Excellent time and task management, and interpersonal skills.

Additional Job Description: Compensation and Benefits

The annual base salary range for this position is $141,300 - $226,000.

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

総閲覧数

0

応募クリック数

0

模擬応募者数

0

スクラップ

0

VMwareについて

VMware

VMware

Acquired

Realize what's possible.

10,001+

従業員数

Palo Alto

本社所在地

レビュー

3.7

10件のレビュー

ワークライフバランス

4.0

報酬

3.8

企業文化

2.5

キャリア

2.8

経営陣

2.2

35%

友人に勧める

良い点

Good benefits and perks

Great company culture (pre-acquisition)

Work-life balance

改善点

Broadcom acquisition ruined company culture

Poor leadership and management decisions

Limited career growth and learning opportunities

給与レンジ

5件のデータ

Mid/L4

Mid/L4 · Client Services Consultant

1件のレポート

$172,424

年収総額

基本給

$149,760

ストック

-

ボーナス

-

$172,424

$172,424

面接体験

10件の面接

難易度

3.0

/ 5

期間

14-28週間

内定率

70%

体験

ポジティブ 30%

普通 50%

ネガティブ 20%

面接プロセス

1

Application Review

2

HR/Recruiter Screen

3

Technical Phone Screen

4

Onsite/Virtual Interviews

5

Reference Check

6

Offer

よくある質問

Coding/Algorithm

Technical Knowledge

Behavioral/STAR

System Design

Past Experience