refresh

トレンド企業

トレンド企業

採用

求人VMware

Senior Digital Mixed-Signal (DMS) Verification Engineer

VMware

Senior Digital Mixed-Signal (DMS) Verification Engineer

VMware

USA-Mendota Heights-Northland

·

On-site

·

Full-time

·

3d ago

Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Job Description Summary:

Join Broadcom, a global technology leader and Fortune 500 powerhouse at the forefront of semiconductor innovation and AI infrastructure. Within our specialized Mixed-Signal ASIC division, we build the critical IP that drives next-generation enterprise storage solutions.
We are looking for a Senior DMS Verification Engineer to act as a localized methodology leader and key technical bridge for our worldwide engineering organization. This unique opportunity allows a verification architect to drive quality initiatives, pioneer modern automation (including AI-assisted workflows), and establish robust methodologies across our US and Asia design centers.

Responsibilities:

  • Testbench Architecture:

Architect, develop, and maintain advanced UVM-based testbenches for the functional verification of complex mixed-signal ASIC products.

  • Methodology Leadership:

Champion verification quality by integrating new methodologies, such as System Verilog Assertions (SVA) and UVM/OVM, to reduce mixed-signal validation bottlenecks.

  • Global Team Liaison:

Act as the primary liaison between our local US digital design teams and our worldwide verification teams, translating complex specifications into seamless execution.

  • Flow Automation:

Lead initiatives to explore and integrate modern automation and AI-assisted verification workflows to accelerate testbench generation and debug efficiency.

  • Tape-out Execution:

Own verification efforts at both the block and system levels for major tape-out projects, driving functional and code coverage to closure.

Core Qualifications:

  • Experience:

5+ years of hands-on experience in digital verification of mixed-signal ASICs or So Cs.

  • Verification Methodology:

Deep expertise in coverage-driven verification processes and frameworks (UVM/OVM).

  • Analog/Digital Boundary Expertise:

A strong understanding of event-driven simulator-based modeling techniques and how digital logic interacts with analog boundaries.

  • Leadership:

Proven ability to coordinate technical problem-solving across cross-site and global teams. Excellent English communication skills to translate product definitions into executable plans.

  • Education:

Bachelors in Electrical Engineering, Computer Engineering, or Computer Science and 8+ years of related experience or Masters degree in Engineering and 6+ years of related experience

Desired Skills:

  • ️Mixed-signal ASIC UVM / OVM experience preferred.

  • ️Hands-on experience with System Verilog Assertions (SVA) and behavioral modeling of analog circuits.

  • ️Proficiency in scripting to automate verification workflows, manage regressions, and streamline simulation infrastructure.

Why Broadcom? Beyond our highly competitive compensation and RSU packages, this role is based in our Mendota Heights, MN or Broomfield, CO design centers. These locations offer a premier quality of life, excellent schools, and a lower cost of living compared to traditional tech hubs, all while providing the career stability and massive engineering resources of a global semiconductor leader.

Additional Job Description: Compensation and Benefits

The annual base salary range for this position is $108,000 - $172,800.

This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

総閲覧数

0

応募クリック数

0

模擬応募者数

0

スクラップ

0

VMwareについて

VMware

VMware

Acquired

Realize what's possible.

10,001+

従業員数

Palo Alto

本社所在地

レビュー

3.7

10件のレビュー

ワークライフバランス

4.0

報酬

3.8

企業文化

2.5

キャリア

2.8

経営陣

2.2

35%

友人に勧める

良い点

Good benefits and perks

Great company culture (pre-acquisition)

Work-life balance

改善点

Broadcom acquisition ruined company culture

Poor leadership and management decisions

Limited career growth and learning opportunities

給与レンジ

5件のデータ

Mid/L4

Mid/L4 · Client Services Consultant

1件のレポート

$172,424

年収総額

基本給

$149,760

ストック

-

ボーナス

-

$172,424

$172,424

面接体験

10件の面接

難易度

3.0

/ 5

期間

14-28週間

内定率

70%

体験

ポジティブ 30%

普通 50%

ネガティブ 20%

面接プロセス

1

Application Review

2

HR/Recruiter Screen

3

Technical Phone Screen

4

Onsite/Virtual Interviews

5

Reference Check

6

Offer

よくある質問

Coding/Algorithm

Technical Knowledge

Behavioral/STAR

System Design

Past Experience