
Semiconductor company
Staff Digital Design Verification Engineer
福利待遇
•Learning Budget
必备技能
SystemVerilog
UVM
Digital IC verification
RTL design
Perl
Python
Location: Bristol or Romsey, UK
Our Team:
Semtech Corporation (NASDAQ:SMTC; www.Semtech.com) is a leading supplier of high-quality analogue and mixed-signal semiconductor products. Semtech has a large number of design centres around the world, including three within the UK. The Bristol and Romsey design centres are focused on optoelectronic ICs primarily targeted to datacoms and adjacent markets. Products include TIAs, laser drivers, optical receivers and fully integrated transceiver IC products from below 1Gbps to over 800Gbps. Between our sites, all functions of product development from initial ideas to full productization take place, including, marketing, definition, design, layout, product engineering, validation, test engineering, characterization, qualification, applications, etc. Due to the significant innovation and differentiation in the development of our products, Semtech has continued to be the leader in our target markets.
Job Summary:
As a member of the UK Digital Design team, the Staff level Digital Design Verification Engineer will work on the next generation mixed signal optical devices for Semtech’s Signal Integrity Products (SIP) team, leading complex verification efforts for our advanced digital cores. This role requires technical expertise in verification methodologies, strong leadership capabilities, and the ability to drive verification quality across multiple projects concurrently.
Key Responsibilities:
- Verification Leadership You will lead the development and execution of comprehensive verification strategies for complex digital IP blocks and subsystems. This includes defining verification plans, creating testbench architectures, and establishing coverage goals that ensure first-silicon success. You'll mentor junior engineers, conduct design and code reviews, and establish best practices across the verification team.
- Technical Execution You will develop advanced testbenches using System Verilog and potentially UVM, create constrained-random test sequences, and build functional coverage models. Working closely with design teams, you'll identify and resolve complex bugs, perform protocol compliance verification, and develop reusable verification components. You'll also evaluate and integrate new verification tools and methodologies to improve efficiency and coverage.
- Cross-Functional Collaboration You will work with architecture, design, software, and physical implementation teams to ensure verification requirements are met throughout the development cycle. This includes contributing to architecture reviews, coordinating with emulation and FPGA prototyping efforts, and supporting post-silicon validation activities.
Minimum Qualifications:
- Bachelor's or Master's degree in Electronics Engineering, Computer Engineering, or related field
- 6+ years of experience in digital IC verification
- Expert-level proficiency in System Verilog and UVM methodology
- Strong understanding of digital design concepts, microarchitecture, and RTL design
- Proven track record of successful tape-outs and verification closure
- Proficiency with simulation tools (Xcelium, Questa, VCS) and debug tools (Verdi etc.)
- Experience with coverage analysis and closure methodologies
- Strong scripting skills (Perl, Python, or similar)
Preferred Qualifications
- Experience with assertion-based verification and System Verilog Assertions (SVA)
- Experience with formal verification techniques and tools
- Knowledge of emulation and FPGA prototyping platforms
- Familiarity with low-power verification methodologies (UPF)
- Experience with continuous integration and regression management systems
Key Competencies
- Technical leadership and mentorship abilities
- Excellent problem-solving and debugging skills
- Strong communication skills for cross-functional collaboration
- Ability to manage multiple priorities and drive projects to completion
- Self-motivated with ability to work independently and in team environments
- Commitment to quality and attention to detail
Career Growth Philosophy:
At Semtech, we believe that innovation starts with people. We are committed to empowering professional development through access to mentorship, continuous learning resources, and a collaborative, idea-rich engineering environment.
Our pay-for-performance culture rewards initiative, encourages growth, and recognises meaningful technical and leadership contributions. Engineers in this role are supported to expand their influence, deepen their expertise, and shape both their career progression and the future of Semtech’s digital engineering capabilities.
The intent of this job description is to describe the major duties and responsibilities performed by incumbents of this job. Incumbents may be required to perform job-related tasks other than those specifically included in this description.
All duties and responsibilities are essential job functions and requirements and are subject to possible modification to reasonably accommodate individuals with disabilities.
浏览量
0
申请点击
0
Mock Apply
0
收藏
0
相似职位

Sr Lead Software Engineer, Software Defined Networking
JPMorgan Chase · London, United Kingdom

Principal Software Engineer
Northrop Grumman · Cheltenham, United Kingdom

Staff Software Engineer
GitHub · United Kingdom

Automation Engineer
Amazon · Northampton, NBL, GBR

Senior Manager of Software Engineering
JPMorgan Chase · London, United Kingdom
关于Semtech

Semtech
PublicSemtech Corp supplies analog, mixed-signal semiconductors, and algorithms for enterprise, communication, and industrial applications.
1,001-5,000
员工数
Camarillo
总部位置
$1.2B
企业估值
评价
10条评价
3.7
10条评价
工作生活平衡
3.2
薪酬
3.8
企业文化
4.1
职业发展
2.5
管理层
2.3
65%
推荐率
优点
Supportive and friendly coworkers/team
Good benefits and pay
Flexible work arrangements
缺点
Limited career advancement/upward mobility
Poor management and leadership direction
Heavy/overwhelming workload
薪资范围
41个数据点
Mid/L4
Principal/L7
Senior/L5
Mid/L4 · SAP APO Business Analyst
2份报告
$92,738
年薪总额
基本工资
$80,642
股票
-
奖金
-
$90,850
$94,628
面试评价
1条评价
难度
2.0
/ 5
时长
14-28周
面试流程
1
Application Review
2
HR Screen
3
Hiring Manager Interview
4
Skills Assessment
5
Offer
常见问题
Past Experience
Technical Knowledge
Attention to Detail
Data Management Skills
Culture Fit
最新动态
Is 14.0% Fall In Semtech (SMTC) Stock A Buying Opportunity? - Trefis
Trefis
News
·
1w ago
Semtech Stock Stumbles as Hot Rally Reverses - TipRanks
TipRanks
News
·
1w ago
What is the state of RDF (and semtech in general) in 2026?
HN
·
1w ago
·
1
Semtech Drops 7.6% Amid Sector-Wide Selling - AlphaStreet
AlphaStreet
News
·
1w ago