採用

Principal Engineer, High-Speed IO & Memory Systems
Palo Alto, California, United States
·
On-site
·
Full-time
·
1w ago
The era of pervasive AI has arrived. In this era, organizations will use generative AI to unlock hidden value in their data, accelerate processes, reduce costs, drive efficiency and innovation to fundamentally transform their businesses and operations at scale.
Samba Nova Suite™ is the first full-stack, generative AI platform, from chip to model, optimized for enterprise and government organizations. Powered by the intelligent SN40L chip, the Samba Nova Suite is a fully integrated platform, delivered on-premises or in the cloud, combined with state-of-the-art open-source models that can be easily and securely fine-tuned using customer data for greater accuracy. Once adapted with customer data, customers retain model ownership in perpetuity, so they can turn generative AI into one of their most valuable assets.
About the Role
Samba Nova’s Data Scale® platform pushes the limits of AI compute—and the integrity of every high-speed interface and memory subsystem is critical to its performance in the field. As a Principal Engineer, Post-Silicon Validation, you will own the bring-up, debug, and validation of high-speed IO and memory subsystems from first silicon through customer deployment.
This is a deeply technical, high-ownership role for an engineer who thrives on hard debug problems. You will operate across silicon, board, and software layers—leading cross-functional teams to root cause, driving issues to resolution, and building the infrastructure that makes future bring-up cycles faster and more reliable. If you have a bias for action, a sharp analytical mind, and the kind of depth that comes from years in post-silicon validation, this role was built for you.
What You’ll Do System Bring-Up & Validation
- Own post-silicon bring-up and validation of high-speed IO and memory subsystems, including characterization, functional validation, stress testing, and performance analysis.
- Drive system power-on readiness—including debug infrastructure, tooling setup, and contingency planning—to enable first-pass bring-up success.
Debug & Cross-Functional Execution
- Lead system-level debug across silicon, board, and software layers, driving complex issues to verified root cause and resolution.
- Partner with design, firmware, verification, and systems teams to ensure timely bring-up and issue closure—without losing momentum.
Productization & Deployment
- Support product validation, deployment, and RMA debug in partnership with systems and customer engineering teams.
- Ensure product release readiness with a clear focus on stability, performance, and long-term field reliability.
Pre-Silicon & Design Feedback
- Review SoC architecture, board design, and SI/PI analysis through the lens of post-silicon debug and real-world deployment.
- Contribute to pre-silicon verification and emulation to improve bring-up efficiency and test coverage before first silicon arrives.
Infrastructure & Methodology
- Develop scripts and tooling to automate validation, debug, and data analysis workflows—reducing manual effort and accelerating iteration.
- Drive continuous improvement in post-silicon validation methodologies, debug infrastructure, and test scalability across product generations.
What You’ll Bring Required
- M.S. in Electrical Engineering or Computer Science.
- 7+ years of experience in post-silicon validation, system bring-up, or a closely related hardware engineering discipline.
- Hands-on experience with high-speed IO or memory protocols: PCIe, Ethernet, HBM, CXL, UCIe, or similar.
- Strong analytical skills applied to test development and data-driven debug.
- Scripting proficiency in Python, Bash, or equivalent.
- Demonstrated ability to lead cross-functional debugging efforts across hardware, firmware, and software teams.
- High ownership, self-starter mindset—you drive issues to closure without waiting to be asked.
- Clear and effective communicator with a proactive, collaborative approach to problem-solving.
Preferred
- Deep expertise in high-speed Ser Des training, adaptation, and equalization.
- Experience with mixed-signal IO design and validation.
- Hands-on proficiency with lab equipment including high-bandwidth oscilloscopes, BERTs, and VNAs.
- Programming experience in C or C++ for tooling, automation, or low-level debug.
Why Samba Nova Systems
At Samba Nova, you’ll work on some of the most complex silicon and systems being built today—at the frontier of AI compute. Our post-silicon validation team plays a defining role in every product we ship: the depth of your work here has a direct impact on what our customers can do with AI. You’ll collaborate with world-class engineers across silicon design, systems, and software, with the resources and urgency that come with being at the leading edge of the industry.
Submission Guidelines
Please note that in order to be considered an applicant for any position at Samba Nova Systems, you must submit an application form for each position for which you believe you are qualified.
EEO Policy
Samba Nova Systems is an Equal Opportunity/Affirmative Action Employer. All qualified applicants will receive consideration for employment without regard basis of age (40 and over), color, disability, gender identity, genetic information, marital status, military or veteran status, national origin/ancestry, race, religion, creed, sex (including pregnancy, childbirth, breastfeeding), sexual orientation, and any other applicable status protected by federal, state, or local laws.
Benefits Summary for US-Based, Full-Time Employment Positions
Samba Nova offers a competitive total rewards package, including the base salary, plus equity and benefits. We cover 95% premium coverage for employee medical insurance, and 77% premium coverage for dependents and offer a Health Savings Account (HSA) with employer contribution. We also offer Dental, Vision, Short/Long term Disability, Basic Life, Voluntary Life, and AD&D insurance plans in addition to Flexible Spending Account (FSA) options like Health Care, Limited Purpose, and Dependent Care. Our library of well-being benefits available to you and your dependents includes a full subscription to Headspace, Gympass+ membership with access to physical gyms, One Medical membership, counseling services with an Employee Assistance Program, and much more.
総閲覧数
0
応募クリック数
0
模擬応募者数
0
スクラップ
0
類似の求人

Sr. Validation Software Engineer
Rivian · Palo Alto, California

Sr. ASIC Design Engineer (Starshield)
SpaceX · Palo Alto, CA

Member of Technical Staff – X Core Product
xAI · Palo Alto, CA

Sr. Software Engineer - Applied AI
GEICO · Palo Alto, CA

Distinguished Engineer (FinTech) (Hybrid -Palo Alto, CA OR Dallas, Texas
GEICO · Palo Alto, CA
SambaNovaについて

SambaNova
PublicIntel Capital Corporation started off as the investment arm of Intel Corporation in 1991 and in January 2025, it spun off as a standalone investment fund.
201-500
従業員数
Santa Clara
本社所在地
レビュー
4.3
10件のレビュー
ワークライフバランス
3.8
報酬
4.2
企業文化
4.5
キャリア
4.0
経営陣
3.5
78%
友人に勧める
良い点
Supportive team and management
Good work-life balance and flexibility
Competitive salary and benefits
改善点
Fast-paced and high-pressure environment
Heavy workload and overtime expectations
Management direction and communication issues
給与レンジ
35件のデータ
Staff/L6
Staff/L6 · Principal Technical Writer
1件のレポート
$172,500
年収総額
基本給
$150,000
ストック
-
ボーナス
-
$172,500
$172,500
面接体験
1件の面接
難易度
4.0
/ 5
期間
14-28週間
面接プロセス
1
Application Review
2
Recruiter Screen
3
Technical Phone Screen
4
Onsite/Virtual Interviews
5
Team Matching
6
Offer
よくある質問
Coding/Algorithm
System Design
Behavioral/STAR
Technical Knowledge
Culture Fit
ニュース&話題
Intel and SambaNova introduce a hardware system combining GPUs, RDUs, and CPUs - MSN
MSN
News
·
2d ago
Intel to boost stake in SambaNova, chip startup chaired by Intel CEO Lip-Bu Tan - report - MSN
MSN
News
·
4d ago
How SambaNova Is Challenging Nvidia With High Performance Inferencing Technology - Forbes
Forbes
News
·
5d ago
SambaNova-Intel AI Inference Solution for Agentic AI | 2026 Launch - News and Statistics - IndexBox
IndexBox
News
·
5d ago