トレンド企業

Qualcomm
Qualcomm

Inventing the technologies the world loves.

Physical Design Engineer, Principal Engineer/ Director

職種デザイン
経験ディレクター級
勤務地Bengaluru, Karnataka, India
勤務オンサイト
雇用正社員
掲載3ヶ月前
応募する

Company:

Qualcomm India Private Limited:

Job Area:

Engineering Group, Engineering Group > Hardware Engineering

General Summary:

As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Physical Design Lead, you will be responsible for driving the complete physical design cycle of high-performance SOCs -- from RTL to final GDSII delivery. This is a leadership role that demands deep technical expertise, strong collaboration across global teams, and a commitment to delivering high-quality silicon on schedule.

You will lead a team of engineers and work closely with cross-functional groups across geo’s -- including RTL design, verification, CAD, and integration teams. Your role will be pivotal in shaping the physical design strategy, ensuring design convergence, and maintaining signoff integrity across timing, power, and area metrics.

Minimum Qualifications:

  • Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience. OR
    Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.
    OR
    PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.

Principal Duties and responsibilities:

  • Demonstrate proven experience in executing responsibilities across multiple sites.
  • Lead and manage a team across multiple spans.
  • Exhibit strong analytical and problem-solving skills with a quick learning ability.
  • Take complete ownership of PNR implementation, including Floor planning, Placement, CTS, and post-route activities on the latest nodes.
  • Possess mandatory signoff knowledge, including STA, Power Analysis, FV, Low Power Verification, and PV.
  • Have 12-18 years of experience in Physical Design and timing signoff for high-speed cores.
  • Be familiar with high-frequency design convergence for physical design, including PPA targets and PDN methodology.
  • Possess over 15+ years of experience in IC design.
  • Lead block-level or chip-level Physical Design, STA, and PDN activities.
  • Collaborate effectively to resolve issues related to constraints validation, verification, STA, and Physical Design.
  • Have knowledge of low power flow, including power gating, multi-Vt flow, and power supply management.
  • Understand circuit-level time-critical paths and deep sub-micron design challenges, including leakage power, signal integrity, and DFM.

Minimum Qualifications

  • Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 8+ years of Hardware Engineering or related work experience.OR
    Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 15+ years of Hardware Engineering or related work experience.
    OR
    PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 13+ years of Hardware Engineering or related work experience.

Preferred Qualifications:

  • Good hands-on experience on Floor planning, PNR and STA flows
  • Good knowledge of Placement/Clock Tree Synthesis (CTS), Low Power/High Performance optimization, etc.
  • Good understanding of signoff domains– LEC/CLP/PDN knowledge, etc.
  • Good knowledge on Unix/Linux – Perl/TCL fundamentals/scripting
  • 17+ years Hardware Engineering experience or related work experience.
  • 17+ years’ experience with PNR flow in latest tech nodes (e.g., 3nm/4nm/5nm/7nm)

Applicants: Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.

If you would like more information about this role, please contact Qualcomm Careers.

閲覧数

0

応募クリック

0

Mock Apply

0

スクラップ

0

Qualcommについて

Qualcomm

Qualcomm

Public

Inventing the technologies the world loves.

10,001+

従業員数

San Diego

本社所在地

$136B

企業価値

レビュー

3件のレビュー

3.0

3件のレビュー

ワークライフバランス

3.0

報酬

2.0

企業文化

2.5

キャリア

3.5

経営陣

2.0

45%

知人への推奨率

良い点

Opportunity to work at reputable company

Interesting work and new skill development

Strong brand name recognition

改善点

Low compensation compared to market rates

Poor communication from employees

No benefits provided

給与レンジ

21件のデータ

Mid/L4

Mid/L4 · Analog Mixed Signal Design Engineer

4件のレポート

$155,284

年収総額

基本給

$119,434

ストック

-

ボーナス

-

$155,284

$155,284

面接レビュー

レビュー8件

難易度

2.8

/ 5

期間

14-28週間

面接プロセス

1

Application Review

2

Recruiter Screen

3

Technical Phone Screen

4

Onsite/Virtual Interviews

5

Team Matching

6

Offer

よくある質問

Coding/Algorithm

Technical Knowledge

System Design

Behavioral/STAR

Past Experience