トレンド企業

Qualcomm
Qualcomm

Inventing the technologies the world loves.

Video Codec Design Engineer, up to Staff

職種デザイン
経験Staff+
勤務地Taipei, Taipei City, Taiwan
勤務オンサイト
雇用正社員
掲載3ヶ月前
応募する

Company:

Qualcomm Semiconductor Limited:

Job Area:

Engineering Group, Engineering Group > ASICS Engineering

General Summary:

As a forward-thinking technology company, Qualcomm advances the limits of innovation in Industrial and Embedded IoT to deliver next generation experiences and accelerate digital transformation toward a smarter, more seamlessly connected world.We are seeking a seasoned Video Codec Design Engineer to join our SoC design team. In this role, you will architect and develop advanced video encoder and decoder hardware for high performance, low power semiconductor products. You will be responsible for defining micro architecture, modeling, implementing, optimizing, and validating video codec IP that meets stringent performance, area, and power targets. You will work closely with architecture, RTL, firmware, algorithm, physical design, and verification teams to deliver world class video solutions across a wide range of markets including IoT, mobile, automotive, and embedded systems.
This role requires both strong technical depth and cross functional collaboration to turn complex video standard requirements into efficient, production ready hardware designs.

Responsibilities:

  • Architect, design, and optimize hardware blocks for video encoding and decoding, including motion estimation, motion compensation, transform/quantization, entropy coding, in loop filters, and rate control related datapaths.
  • Translate video standard requirements (H.264/AVC, H.265/HEVC, AV1, VVC, etc.) into efficient micro architectures and hardware algorithms, ensuring scalability, configurability, and compliance.
  • Build C/C++/SystemC models for performance, accuracy, and power estimation; perform algorithm to hardware decomposition to guide RTL implementation. (Consistent with modeling and algorithm decomposition responsibilities in internal files.) Video HWSYS Engineer | Word
  • Partner with the systems and architecture teams to evaluate codec performance and analyze key KPIs such as throughput, latency, memory bandwidth, and quality metrics.
  • Collaborate with verification teams to define test plans, functional coverage, and debug infrastructure for robust pre silicon validation.
  • Drive integration of codec IP into SoC subsystems, ensuring seamless interaction with memory subsystems, firmware interfaces, and NoC/fabric components.
  • Work with physical design teams to meet PPA targets through timing aware micro architecture, pipeline optimization, and clock/power domain planning.
  • Support post silicon bring up and validation, analyze real chip performance, and propose architectural or firmware updates when needed.

Minimum Qualifications:

  • Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or related field.
  • Strong understanding of video compression algorithms, transform coding, motion estimation/compensation, loop filters, and entropy coding.
  • Experience in RTL design (Verilog/System Verilog), micro architecture, pipeline design, and hardware performance optimization.
  • Proficiency in C/C++/Python/SystemC for modeling and architectural exploration.
  • Solid grasp of SoC design concepts, including memory hierarchy, interconnect, bandwidth constraints, and power performance trade offs.
  • Experience collaborating with verification, physical design, and firmware/software teams.

Preferred Qualifications:

  • Experience contributing to or implementing modern video coding standards (HEVC, VVC, AV1, VP9).
  • Nice to have experiences in scripting language.
  • Nice to have experiences in FPGA flow

Minimum Qualifications:

  • Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience. OR
    Master's degree in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience.
    OR
    PhD in Science, Engineering, or related field.

Applicants: Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.

If you would like more information about this role, please contact Qualcomm Careers.

閲覧数

0

応募クリック

0

Mock Apply

0

スクラップ

0

Qualcommについて

Qualcomm

Qualcomm

Public

Inventing the technologies the world loves.

10,001+

従業員数

San Diego

本社所在地

$136B

企業価値

レビュー

3件のレビュー

3.0

3件のレビュー

ワークライフバランス

3.0

報酬

2.0

企業文化

2.5

キャリア

3.5

経営陣

2.0

45%

知人への推奨率

良い点

Opportunity to work at reputable company

Interesting work and new skill development

Strong brand name recognition

改善点

Low compensation compared to market rates

Poor communication from employees

No benefits provided

給与レンジ

21件のデータ

Mid/L4

Mid/L4 · Analog Mixed Signal Design Engineer

4件のレポート

$155,284

年収総額

基本給

$119,434

ストック

-

ボーナス

-

$155,284

$155,284

面接レビュー

レビュー8件

難易度

2.8

/ 5

期間

14-28週間

面接プロセス

1

Application Review

2

Recruiter Screen

3

Technical Phone Screen

4

Onsite/Virtual Interviews

5

Team Matching

6

Offer

よくある質問

Coding/Algorithm

Technical Knowledge

System Design

Behavioral/STAR

Past Experience