招聘

Senior Design Verification Engineer
Santa Clara, California, United States of America
·
On-site
·
Full-time
·
2mo ago
必备技能
Python
Company:
Qualcomm Atheros, Inc.
Job Area:
Engineering Group, Engineering Group > ASICS Engineering
General Summary:
As a Senior Design Verification Engineer, you will contribute to ASIC verification efforts for IPs, subsystems, and So Cs used across Qualcomm’s Wi‑Fi, connectivity, and IoT platforms. You will collaborate closely with SoC architects, design, software, and validation teams to verify IPs that meet power, performance, and area goals. Additionally, you will help define and improve verification processes, methodologies, and tools for large, complex IPs and subsystems.
Job Responsibilities
-
Verify IPs, subsystems, and So Cs used across Qualcomm Wi‑Fi, connectivity, and IoT platforms
-
Explore and apply innovative design verification methodologies, including simulation, formal verification, and emulation, to continuously improve testbench quality and efficiency
-
Own end‑to‑end low‑power verification, including testbench architecture, test plan development, and coverage‑driven verification closure
-
Collaborate with cross‑geography teams on IP, SoC, and verification infrastructure deliveries, including milestone planning and critical debug activities
-
Serve as a technical point of contact for IP and SoC design teams, providing verification guidance and support
-
Work closely with cross‑functional stakeholders to ensure the delivery of high‑quality, robust IPs to SoC product teams
Required Skillset
-
3+ years of practical ASIC design verification experience, including ownership of verification for complex SoC subsystems or IP blocks
-
Strong experience across digital design verification, including test automation, constrained‑random testing, code and functional coverage, System Verilog assertions (SVA), and performance verification
-
Proven expertise in System Verilog and UVM‑based verification methodologies, including assertion‑based and coverage‑driven verification
-
Strong analytical, debugging, and problem‑solving skills, with the ability to lead complex technical investigations
-
Experience with C/C++ and assembly language, particularly for test development, modeling, or debug
-
Solid understanding of AMBA bus protocols (e.g., AXI, AHB, APB)
-
Knowledge of low‑power design concepts and power management techniques is a strong plus
-
Experience with gate‑level simulation (GLS) and timing‑aware verification is a plus
-
Proficiency in scripting languages such as Python and/or Perl for automation and productivity
-
Strong communication skills and the ability to work effectively as part of a global, cross‑functional team
-
Demonstrated leadership skills, with the ability to mentor junior engineers and drive verification best practices
Minimum Qualifications:
- Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience. OR
Master's degree in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience.
OR
PhD in Science, Engineering, or related field.
Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).
To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.
EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.
Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.
Pay range and Other Compensation & Benefits:
$126,700.00 - $190,100.00
The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer – and you can review more details about our US benefits at this link.
If you would like more information about this role, please contact Qualcomm Careers.
总浏览量
0
申请点击数
0
模拟申请者数
0
收藏
0
相似职位

SR ASIC Design Verification Engineer
Cisco · San Jose, California, US

Principal Design Verification Engineer
Marvell · US-CA - Santa Clara

Staff Automation Engineer
Johnson & Johnson · Malvern, Pennsylvania, United States of America

Senior Automation Engineer (Onsite)
RTX (Raytheon) · asheville, North Carolina, United States of America

Sr Platformization/Cloud Automation Engineer (CDSS) Santa Clara, CA 02/03/2026
Palo Alto Networks · santa clara
关于Qualcomm

Qualcomm
PublicInventing the technologies the world loves.
10,001+
员工数
San Diego
总部位置
$136B
企业估值
评价
3.7
10条评价
工作生活平衡
2.8
薪酬
3.5
企业文化
3.2
职业发展
4.0
管理层
2.5
65%
推荐给朋友
优点
Good benefits and compensation
Great working atmosphere and colleagues
Challenging and interesting projects
缺点
Poor work-life balance
Toxic culture and leadership issues
Increasing pressure and micromanagement
薪资范围
21个数据点
Junior/L3
Junior/L3 · Data Scientist
0份报告
$196,000
年薪总额
基本工资
$150,000
股票
$33,000
奖金
$13,000
$166,600
$225,400
面试经验
9次面试
难度
2.6
/ 5
时长
14-28周
面试流程
1
Application Review
2
Recruiter Screen
3
Technical Phone Screen
4
Onsite/Virtual Interviews
5
Team Matching
6
Offer
常见问题
Coding/Algorithm
Technical Knowledge
System Design
Behavioral/STAR
Past Experience
新闻动态
I Tested Qualcomm's Snapdragon X2 Elite Extreme: This 18-Core Power CPU Hits Hard Against AMD, Apple, Intel - PCMag
PCMag
News
·
6d ago
JPMorgan has a stark message on Qualcomm stock | QCOM - thestreet.com
thestreet.com
News
·
6d ago
Notable analyst calls this week: Tesla, Qualcomm and Biogen among top picks - Seeking Alpha
Seeking Alpha
News
·
6d ago
Qualcomm Incorporated $QCOM Shares Acquired by MASTERINVEST Kapitalanlage GmbH - MarketBeat
MarketBeat
News
·
6d ago