refresh

トレンド企業

トレンド企業

採用

NXP Semiconductors

Digital Design

NXP Semiconductors

Caen

·

On-site

·

Full-time

·

Today

Generic Job Description (not Job Level specific): The Digital Design Engineer / Architect is responsible for defining and realizing Digital functions on IPs, Subsystem or IC level based on required specifications. The individual is responsible for design, verification and evaluation of those. The individual is accountable for designing according to specifications, quality and reliability needs. Participation in problem solving for Digital and system domain of the device. Author of the design-specific documentation for internal and external use.

A good command of digital design languages (system Verilog), including verification (simulation) and use of formal tools (Spyglass, Questa) is required.

In details:

  • Mastery of a Unix working environment
  • Proficiency with database management and configuration tools
  • Design of digital modules: VHDL, Verilog, System Verilog
  • RTL synthesis into logic gates
  • Code optimization: pipelining, re-timing
  • Code quality verification
  • Re-synchronization and MTBF calculation for metastability
  • Simulation at different description levels of the function: RTL, netlist
  • Use of code coverage tools
  • Power consumption estimation at various design stages (RTL, netlist)
  • Documentation writing: for designers and for user manuals
  • Low-level software development for embedded RISC processors (C language)
  • Co-simulation of the complete solution: RTL and low-level software
  • Mastery of scripting for data processing: Perl, Python

More information about NXP in France...

総閲覧数

0

応募クリック数

0

模擬応募者数

0

スクラップ

0

NXP Semiconductorsについて

NXP Semiconductors

NXP Semiconductors produces secure connectivity solutions for embedded applications.

10,001+

従業員数

Eindhoven

本社所在地

$45B

企業価値

レビュー

3.7

10件のレビュー

ワークライフバランス

3.5

報酬

4.0

企業文化

3.8

キャリア

3.2

経営陣

3.0

72%

友人に勧める

良い点

Supportive management and colleagues

Innovation and interesting technology

Good work-life balance and flexible hours

改善点

Management issues and poor communication

Limited career advancement and training

Heavy workload and long hours

給与レンジ

227件のデータ

Junior/L3

L3

Intern

Junior/L3 · Data Scientist

0件のレポート

$114,000

年収総額

基本給

$99,000

ストック

-

ボーナス

$15,000

$96,900

$131,100

面接体験

42件の面接

難易度

3.1

/ 5

期間

14-28週間

内定率

33%

体験

ポジティブ 69%

普通 13%

ネガティブ 18%

面接プロセス

1

Phone Screen

2

Technical Interview

3

Hiring Manager

4

Team Fit

よくある質問

Technical skills

Past experience

Team collaboration

Problem solving