採用
NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world.
NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 fueled the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can pursue, and that matter to the world. This is our life’s work, to amplify human creativity and intelligence. We are looking for a Senior Mixed-Signal/Analog/IO Circuit Develop Engineer – someone who is excited to join a rapidly growing team of creative circuit develop engineers pushing frontiers of the high-speed DRAM Ser Des solutions.
What you'll be doing:
-
Mixed-Signal/Analog circuit design for High-Speed Memory I/O Interfaces
-
Solve challenges of circuit designs in the latest CMOS FinFET processes
-
Take designs through productization and be actively involved in all stages of development
-
Work with multi-functional teams to optimize the design
-
Contribute to the architecture definition and development of next-generation and future memory systems and interfaces
What we need to see:
- MS/Ph
D in Electrical Engineering or equivalent experience:
-
The candidate has 4+ years of well-rounded high-Speed DRAM (LPDDR5/6, DDR4/5, GDDR5/6/7, HBM3/4) or other Ser Des interface related design experience.
-
In-depth understanding of deep submicron CMOS FinFET process and related circuit design issues
-
Familiarity with device reliability, ESD, and Latch-Up requirements
-
Possess an understanding of system-level timing budgets, specs, and analysis
-
Solid Understanding of the package substrate, board develop, and power delivery is a plus.
-
Strong background of Cadence custom develop tools, various circuit simulators like Hspice, XA, Fine Sim, Spectre
-
Knowledge of Verilog, Nanotime, Matlab, or similar tools is a plus
-
Hands-on experience of silicon debug with Lab test and measurement equipment is a plus
Widely considered to be one of the technology world’s most desirable employers, NVIDIA offers highly competitive salaries and a comprehensive benefits package. As you plan your future, see what we can offer to you and your family www.nvidiabenefits.com/
Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5.
You will also be eligible for equity and benefits.
Applications for this job will be accepted at least until March 8, 2026.
This posting is for an existing vacancy.
NVIDIA uses AI tools in its recruiting processes.
NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
総閲覧数
0
応募クリック数
0
模擬応募者数
0
スクラップ
0
類似の求人

Senior Product Safety and Compliance Engineer Santa Clara, CA 01/26/2026
Palo Alto Networks · santa clara

Senior Networking and Wireless Engineer with AI/ML Expertise
Qualcomm · Santa Clara, California, United States of America

Principal Technical Marketing Engineer (SASE) Santa Clara, CA 01/27/2026
Palo Alto Networks · santa clara

Staff Video Systems/Hardware Architecture Engineer
Qualcomm · Santa Clara, California, United States of America

Hardware (HW) Qualification and Development Support Team (DST) Engineer III
Applied Materials · Santa Clara,CA
NVIDIAについて

NVIDIA
PublicA computing platform company operating at the intersection of graphics, HPC, and AI.
10,001+
従業員数
Santa Clara
本社所在地
$4.57T
企業価値
レビュー
4.4
10件のレビュー
ワークライフバランス
2.8
報酬
4.2
企業文化
4.3
キャリア
4.1
経営陣
3.8
78%
友人に勧める
良い点
Cutting-edge technology and innovation
Excellent compensation and benefits
Great team culture and collaboration
改善点
Work-life balance challenges
High pressure and stress
Long hours required
給与レンジ
67件のデータ
Junior/L3
Mid/L4
Senior/L5
Junior/L3 · Analyst
7件のレポート
$170,275
年収総額
基本給
$130,981
ストック
-
ボーナス
-
$155,480
$234,166
面接体験
5件の面接
難易度
3.0
/ 5
面接プロセス
1
Application Review
2
Recruiter Screen
3
Technical Phone Screen
4
Onsite/Virtual Interviews
5
Team Matching
6
Offer
よくある質問
Coding/Algorithm
System Design
Behavioral/STAR
Technical Knowledge
Past Experience
ニュース&話題
Negotiating NVIDIA's Offer
Base, stock, and sign-on negotiable. Recruiters invested in closing candidates. CEO reviews all 42K employee salaries monthly. Stock growth has made many employees millionaires.
News
·
NaNw ago
NVIDIA Culture Discussions
Team-dependent experience; sink-or-swim culture that rewards high performers but can be overwhelming. No politics, flat structure, but demanding workload with some teams requiring evening/weekend work.
News
·
NaNw ago
NVIDIA Interview Discussions
Technical bar is high with 4-6 rounds. Process takes 4-8 weeks. Expect C++ questions, LeetCode medium, and system design. Difficulty rated 3.16/5.
News
·
NaNw ago
NVIDIA Company Reviews
WLB rated 3.9/5 (lowest category). 64% satisfied with WLB but 53% feel burnt out. Compensation rated 4.4-4.5/5. Experience highly team-dependent.
News
·
NaNw ago