採用
福利厚生
•Equity
必須スキル
Verilog
RTL Design
Micro-architecture
ASIC Design
Logic Synthesis
NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world.
We are now looking for a Senior ASIC Design Engineer. NVIDIA is seeking Senior ASIC Design Engineers to implement the world’s leading SoC's, GPU's and ASIC's. This position offers the opportunity to have real impact in a multifaceted, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. We have crafted a team of outstanding people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing!
What you'll be doing:
-
As a key member of our Design team, you will implement, document and deliver high performance, area and power efficient RTL to achieve design targets and specifications.
-
Analyze architectural trade-offs based on features, performance requirements and system limitations.
-
Craft micro-architecture, implement in RTL, and deliver a fully verified, synthesis/timing clean design.
-
Collaborate and coordinate with architects, other designers, pre- and post-silicon verification teams, synthesis, timing and back-end teams to accomplish your tasks.
-
Work on critical designs which are integral to our LLM performance such as real-time numeric processing, data flow processing, interrupt controllers, and DMA engines.
-
Architect features to help silicon debug and support post-silicon validation activities.
What we need to see:
-
Bachelors Degree or equivalent experience in Electrical Engineering, Computer Engineering or Computer Science.
-
8 years of relevant work experience.
-
Experience in micro-architecture and RTL development (Verilog), focused on arbiters, scheduling, synchronization & bus protocols and interconnect networks.
-
Great understanding of ASIC design flow including RTL design, verification, logic synthesis, low-power design and timing analysis.
-
Exposure to Digital systems and VLSI design, Computer Architecture, and Computer Arithmetic is required.
-
Specific knowledge in numerics, confidential compute, dataflow architectures and CPU subsystems is a bonus.
-
Strong interpersonal skills and team attitude.
Widely considered to be one of the technology world’s most desirable employers, NVIDIA offers highly competitive salaries and a comprehensive benefits package. As you plan your future, see what we can offer to you and your family www.nvidiabenefits.com/
Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5.
You will also be eligible for equity and benefits.
Applications for this job will be accepted at least until February 14, 2026.
This posting is for an existing vacancy.
NVIDIA uses AI tools in its recruiting processes.
NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
総閲覧数
1
応募クリック数
0
模擬応募者数
0
スクラップ
0
類似の求人

Principal ASIC Design Engineer
Nokia · Canada, CA

Staff, Physical Design Engineer
Qualcomm · Santa Clara, California, United States of America

Senior Principal ASIC Static Timing Engineer
Northrop Grumman · United States-Maryland-Linthicum; United States-North Carolina-Morrisville

Senior ASIC Engineer Santa Clara, CA 01/26/2026
Palo Alto Networks · santa clara

Senior Physical Design Engineer
Tenstorrent · Austin, Texas, United States; Fort Collins, Colorado, United States; Santa Clara, California, United States
NVIDIAについて

NVIDIA
PublicA computing platform company operating at the intersection of graphics, HPC, and AI.
10,001+
従業員数
Santa Clara
本社所在地
$4.57T
企業価値
レビュー
4.1
10件のレビュー
ワークライフバランス
3.5
報酬
4.2
企業文化
4.3
キャリア
4.5
経営陣
4.0
75%
友人に勧める
良い 点
Great culture and supportive environment
Smart colleagues and excellent people
Cutting-edge technology and learning opportunities
改善点
Team-dependent experience and outcomes
Work-life balance issues with long hours
Politics and influence over competence
給与レンジ
73件のデータ
Junior/L3
Mid/L4
Junior/L3 · Analyst
7件のレポート
$170,275
年収総額
基本給
$130,981
ストック
-
ボーナス
-
$155,480
$234,166
面接体験
7件の面接
難易度
3.1
/ 5
体験
ポジティブ 0%
普通 86%
ネガティブ 14%
面接プロセス
1
Application Review
2
Recruiter Screen
3
Online Assessment
4
Technical Interview
5
System Design Interview
6
Team Review
よくある質問
Coding/Algorithm
System Design
Technical Knowledge
Behavioral/STAR
ニュース&話題
Negotiating NVIDIA's Offer
Base, stock, and sign-on negotiable. Recruiters invested in closing candidates. CEO reviews all 42K employee salaries monthly. Stock growth has made many employees millionaires.
News
·
NaNw ago
NVIDIA Company Reviews
WLB rated 3.9/5 (lowest category). 64% satisfied with WLB but 53% feel burnt out. Compensation rated 4.4-4.5/5. Experience highly team-dependent.
News
·
NaNw ago
NVIDIA Interview Discussions
Technical bar is high with 4-6 rounds. Process takes 4-8 weeks. Expect C++ questions, LeetCode medium, and system design. Difficulty rated 3.16/5.
News
·
NaNw ago
NVIDIA Culture Discussions
Team-dependent experience; sink-or-swim culture that rewards high performers but can be overwhelming. No politics, flat structure, but demanding workload with some teams requiring evening/weekend work.
News
·
NaNw ago