招聘

ASIC Clocks Verification Engineer - New College Grad 2026
US, CA, Santa Clara
·
On-site
·
Full-time
·
2mo ago
薪酬
$116,000 - $218,500
福利待遇
•Equity
必备技能
SystemVerilog
UVM
Design Verification
Logic Design
Logic Synthesis
Python
Perl
NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can take on, and that matter to the world. This is our life’s work, to amplify human creativity and intelligence. Make the choice to join us today.
The GPU clocks group is looking for an exceptional ASIC Clocks Verification Engineer. The team is responsible for crafting all aspects of GPU clocking. The team collaborates with the front design team to understand the clocking requirements for the chip. The clocks team interacts with the floor-planning and back-end team to help craft the physical floorplan of the chip. The team explains the programming model to the SW team to come up with an efficient clock programming sequence. The team works with the silicon solution team to triage silicon or programming bugs in the lab.
What you'll be doing:
-
As a Clocks team member, you will be collaborating with other architects, ASIC designers and verification engineers to verify high frequency clock structures.
-
Be able to engage with multiple teams and design the GPU clock structure to satisfy all the architectural constraints.
-
Your understanding of general verification principles will be valuable to verify the clocks design.
-
Together with other team members, we deliver clock information to SOC verification team, timing and DFT teams. You will use Perl to improve the productivity of the above teams.
-
Collaborate with Software and product group to debug GPU clock silicon bugs in our new products.
-
Understand and design clocking structures to overcome sub-micron design challenges.
-
You will also identify improvements in the current design and propose and implement new ways to improve the efficiency in the GPU clocking design.
What we need to see:
-
A Master’s degree in Electrical Engineering (or equivalent experience).
-
Practical experience with System Verilog and Universal Verification Method (UVM).
-
Experience with Design Verification, Logic Design, and Logic Synthesis.
-
Strong coding skills in Python, Perl, or other industry-standard scripting languages.
NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. Are you creative and autonomous? If so, we want to hear from you.
Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 116,000 USD - 189,750 USD for Level 2, and 136,000 USD - 218,500 USD for Level 3.
You will also be eligible for equity and benefits.
Applications for this job will be accepted at least until February 16, 2026.
This posting is for an existing vacancy.
NVIDIA uses AI tools in its recruiting processes.
NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
总浏览量
1
申请点击数
0
模拟申请者数
0
收藏
0
相似职位

Physical Design Engineer
Broadcom · USA-Colorado-Colorado Springs-4420 Arrowswest Drive

RF/Microwave Engineer (Silicon Engineering)
SpaceX · Redmond, WA

ASIC DFT Engineer
Broadcom · USA-Colorado-Fort Collins-4380 Ziegler Road

ASIC DFT DV Technical Leader
Cisco · San Jose, California, US

Product Development Engineer
Ford · Livonia, MI, United States, US
关于NVIDIA

NVIDIA
PublicA computing platform company operating at the intersection of graphics, HPC, and AI.
10,001+
员工数
Santa Clara
总部位置
$4.57T
企业估值
评价
4.1
10条评价
工作生活平衡
3.5
薪酬
4.2
企业文化
4.3
职业发展
4.5
管理层
4.0
75%
推荐给朋友
优点
Great culture and supportive environment
Smart colleagues and excellent people
Cutting-edge technology and learning opportunities
缺点
Team-dependent experience and outcomes
Work-life balance issues with long hours
Politics and influence over competence
薪资范围
73个数据点
Junior/L3
Mid/L4
Junior/L3 · Analyst
7份报告
$170,275
年薪总额
基本工资
$130,981
股票
-
奖金
-
$155,480
$234,166
面试经验
7次面试
难度
3.1
/ 5
体验
正面 0%
中性 86%
负面 14%
面试流程
1
Application Review
2
Recruiter Screen
3
Online Assessment
4
Technical Interview
5
System Design Interview
6
Team Review
常见问题
Coding/Algorithm
System Design
Technical Knowledge
Behavioral/STAR
新闻动态
Negotiating NVIDIA's Offer
Base, stock, and sign-on negotiable. Recruiters invested in closing candidates. CEO reviews all 42K employee salaries monthly. Stock growth has made many employees millionaires.
News
·
NaNw ago
NVIDIA Company Reviews
WLB rated 3.9/5 (lowest category). 64% satisfied with WLB but 53% feel burnt out. Compensation rated 4.4-4.5/5. Experience highly team-dependent.
News
·
NaNw ago
NVIDIA Interview Discussions
Technical bar is high with 4-6 rounds. Process takes 4-8 weeks. Expect C++ questions, LeetCode medium, and system design. Difficulty rated 3.16/5.
News
·
NaNw ago
NVIDIA Culture Discussions
Team-dependent experience; sink-or-swim culture that rewards high performers but can be overwhelming. No politics, flat structure, but demanding workload with some teams requiring evening/weekend work.
News
·
NaNw ago