ASIC Engineer, Physical Design

Meta is building custom silicon to power the next generation of infrastructure and consumer hardware, including data center accelerators and wearable devices. The Physical Design team is responsible for translating RTL into manufacturable, high-performance silicon by owning the full physical implementation flow from floorplanning through signoff. In this role, you will drive physical design strategy for complex ASIC blocks, define implementation methodologies, and partner closely with architecture, design, and verification teams to deliver chips that meet aggressive power, performance, and area targets at advanced process nodes.
ASIC Engineer, Physical Design Responsibilities
Lead physical implementation of complex ASIC blocks or full chips, including floorplanning, placement, clock tree synthesis, routing, and signoff across advanced process nodes
Define and drive physical design methodology, flow development, and best practices across the physical design organization
Perform and own timing closure, including static timing analysis, timing constraint authoring, and multi-corner multi-mode signoff
Drive power integrity analysis and optimization, including IR drop, electromigration, and dynamic power reduction techniques
Collaborate with RTL design and architecture teams to provide physical design feedback on microarchitecture decisions, floorplan feasibility, and design-for-manufacturability
Partner with custom layout and circuit design teams to integrate analog and mixed-signal blocks into the digital physical implementation flow
Develop and maintain physical design scripts, automation flows, and runsets to improve team productivity and implementation quality
Conduct design rule check and layout versus schematic verification, resolving violations in coordination with foundry and design teams
Evaluate and qualify new EDA tools and process design kits, providing technical recommendations to improve physical implementation outcomes
Mentor other engineers on physical design techniques, flow improvements, and signoff methodology across the team

Minimum Qualifications:

Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
8+ years of experience in ASIC physical design, including hands-on ownership of full physical implementation flows from floorplanning through tapeout
8+ years of experience with industry-standard EDA tools for placement, routing, clock tree synthesis, and signoff (e.g., Synopsys IC Compiler, Cadence Innovus, Primetime, Calibre)
Experience with static timing analysis, timing constraint development, and multi-corner multi-mode closure at advanced process nodes (7nm or below)
Experience defining and improving physical design methodologies, flows, and automation scripts at an organizational level
Experience collaborating cross-functionally with RTL design, circuit design, and verification teams to resolve physical implementation challenges

Preferred Qualifications:

Familiarity with low-power design techniques including power gating, multi-voltage domain implementation, and dynamic voltage and frequency scaling
Proficiency in scripting languages such as Python or Tcl for EDA flow automation and physical design data analysis
Experience with 3D-IC, chiplet integration, or advanced packaging physical design considerations
Experience with physical implementation of machine learning accelerators, network-on-chip architectures, or high-bandwidth memory interfaces

About Meta

Meta builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps like Messenger, Instagram and Whats App further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology. People who choose to build their careers by building with us at Meta help shape a future that will take us beyond what digital connection makes possible today—beyond the constraints of screens, the limits of distance, and even the rules of physics.
For those who live in or expect to work from California if hired for this position, please click here for additional information.
United States of America: $178,000/year to $250,000/year + bonus + equity + benefits
Individual compensation is determined by skills, qualifications, experience, and location. Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual salary only, and do not include bonus, equity or sales incentives, if applicable. In addition to base compensation, Meta offers benefits. Learn more about benefits at Meta.

Equal Employment Opportunity:

Meta is proud to be an Equal Employment Opportunity employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, reproductive health decisions, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, political views or activity, or other applicable legally protected characteristics. You may view our Equal Employment Opportunity notice here.
Meta is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans in our job application procedures. If you need assistance or an accommodation due to a disability, fill out the Accommodations request form.
Apply for this job
Take the first step toward a rewarding career at Meta.
Recruiters can view your conversations with AI. Using AI is optional and does not impact the outcome of your application process.
Learn more
about AI usage and settings.
Sign up
to ask follow-up questions