採用

Senior Staff Hardware Design Engineer - PCB Board Level Circuit Design Simulation Test
Santa Clara, CA
·
On-site
·
Full-time
·
2mo ago
福利厚生
•Parental Leave
必須スキル
Python
About Marvell
Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.
At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.
Your Team, Your Impact
Design and architecture for Central Engineering hardware, Hardware development for on-board subsystems to support chip test infrastructure. You will participate in hardware board development, lab testing and chip level bring up activities.
Central Engineering is the center hub providing advanced silicon IP to be used by all the other fast growing business units including Data Center, Enterprise, Optics, Custom Computing, Storage and Networking. You’ll be part of the printed circuit board (PCB) engineering team designing hardware for many different projects at Marvell. Marvell is developing state of the art complex chips and hardware for Data Center applications and you will be exposed to leading edge technologies and have the opportunity be part of this high growth and innovative environment.
-
What You Can Expect
-
Create and review schematics and PCB layout and provide design constraints to layout.
-
Evaluate and select new components such as power supplies, power FETs, low jitter Clocks, logic IC, etc.
-
Create spice simulation test benches for power and control circuits.
-
Collaborate with internal firmware/software teams on implementing board level and Chip diagnostics using Python.
-
Lab bring up and board level test/debug on new PCB hardware.
-
FPGA designs using Verilog.
-
What We're Looking For
-
Bachelor CE/EE degree (MS preferred) in Electrical Engineering, with 3+ years of experience in data communication systems or similar field.
-
Must have experience in board level circuit design, simulation and hands-on test and board bringup.
-
Proficiency in Or Cad Capture, Cadence Allegro, Python environments.
-
Strong Knowledge in signal and power integrity for high speed PCB designs for network applications.
-
Understanding of the PCB fab and assembly processes for engineering protos.
-
Proficiency with lab test equipment (Scopes, VNA, TDR).
-
knowledge in FPGA and Verilog a plus
-
Ability to communicate well and work closely and cross-functionally with engineering groups in resolving issues
Expected Base Pay Range (USD)
121,400 - 181,800, $ per annum
The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.
Additional Compensation and Benefit Elements:
At Marvell, we offer a total compensation package with a base, bonus and equity.
Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process.
All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.
Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com.
_Interview Integrity__As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, Co Pilot, or note-taking bots) during interviews.__Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process._This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.
連絡先と所在地
総閲覧数
0
応募クリック数
0
模擬応募者数
0
スクラップ
0
類似の求人

Senior Mechanical Product Design Engineer
NVIDIA · US, CA, Santa Clara

RISCV CPU Systems Architecture/RTL Engineer – Senior Level
Qualcomm · Santa Clara, California, United States of America

Principal Technical Marketing Engineer (Data Security) Santa Clara, CA 02/04/2026
Palo Alto Networks · santa clara

Hardware (HW) Qualification and Development Support Team (DST) Engineer III
Applied Materials · Santa Clara,CA

Senior Product Safety and Compliance Engineer Santa Clara, CA 01/26/2026
Palo Alto Networks · santa clara
Marvellについて

Marvell
PublicMarvell Technology, Inc. is an American company, headquartered in Santa Clara, California, which develops and produces semiconductors and related technology.
5,001-10,000
従業員数
Santa Clara
本社所在地
$15.2B
企業価値
レビュー
3.6
10件のレビュー
ワークライフバランス
3.2
報酬
3.8
企業文化
3.5
キャリア
2.8
経営陣
2.9
65%
友人に勧める
良い点
Good benefits and compensation
Supportive team and leadership
Flexible work arrangements
改善点
Limited career advancement opportunities
High workload and long hours
Poor management and communication
給与レンジ
16件のデータ
Junior/L3
Junior/L3 · DATA SCIENCE AND ENGINEERING PROFESSIONAL II
1件のレポート
$111,800
年収 総額
基本給
$86,000
ストック
-
ボーナス
-
$111,800
$111,800
面接体験
1件の面接
難易度
4.0
/ 5
期間
14-28週間
内定率
100%
体験
ポジティブ 100%
普通 0%
ネガティブ 0%
面接プロセス
1
Application Review
2
Recruiter Screen
3
Technical Phone Screen
4
Technical Interview
5
Final Round/Onsite
6
Offer
よくある質問
Technical Knowledge
System Design
Behavioral/STAR
Past Experience
UI/Frontend Architecture
ニュース&話題
Marvell Technology (MRVL) Stock Is Up, What You Need To Know - Yahoo Finance
Yahoo Finance
News
·
3d ago
Marvell and Broadcom Stocks Are on Fire. They’re Not Done Yet. - Barron's
Barron's
News
·
3d ago
Sandisk vs. Marvell: Which AI Infrastructure Stock Should You Buy? - Zacks Investment Research
Zacks Investment Research
News
·
5d ago
Marvell: Slower To AI Race, Hasty Rally - Downgrade To Hold (NASDAQ:MRVL) - Seeking Alpha
Seeking Alpha
News
·
5d ago