refresh

トレンド企業

トレンド企業

採用

求人Marvell

Staff Design Verification Engineer

Marvell

Staff Design Verification Engineer

Marvell

Toronto, Canada

·

On-site

·

Full-time

·

2mo ago

報酬

CA$98,100 - CA$130,800

必須スキル

Verilog

SystemVerilog

UVM

UNIX Shell scripting

Digital logic design

ASIC verification

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

This is an existing vacancy.

Your Team, Your Impact

Central Engineering AMS-IP team provides leading-edge Ser Des PHY solutions and other Analog Mixed-Signal IPs to support all Marvell products.

What You Can Expect

ASIC design engineer responsible for the design, verification and evaluation of digital circuits in high-speed data communication ICs. The candidate will be involved in verification plan development, test environment setup, modeling, testcase development and execution. He/She will be responsible for block and /or chip level verification.

The responsibilities include but not limited to.

  • Design verification for various type of Ser Des IPs ranging from 10Gbps to 224Gbps data-rates for different applications.
  • Use and improve UVM DV environment
  • Improve the design methodology and flow.
  • Collaborate with Analog/DSP/Digital Design/FW/AE teams to deliver the competitive Ser Des IP solutions for all the Marvell product lines.
  • Provide the support to the product teams, for both pre and post silicon

What We're Looking For

Bachelor’s degree in Computer Engineering, Electrical Engineering and 4 years of related professional experience

Master’s/PhD in Computer Engineering, Electrical Engineering and 2 years of related professional experience

Good personal communication skills and team working spirit.

Hardworking and motivated to be part of a highly competent design team.

Good communication and leadership skills to work with a global team.

Must be proficient in the following skills:

  • Fundamental concepts in digital logic design
  • Understand ASIC verification flows and methodologies
  • Verilog, System Verilog, UVM
  • UNIX Shell scripting (Csh, Bash)

Highly desirable skills:

  • Experience with VIPs
  • Formal verification
  • PCIe, UCIe protocol knowledge
  • Low power design
  • MATLAB and C/C based system simulation and evaluation
  • DSP function hardware implementation knowledge
  • Strong Perl and Python scripting

Expected Base Pay Range (CAD)

98,100 - 130,800, $ per annum

Additional Compensation and Benefit Elements

With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Interview Integrity

To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.

These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

Marvell may employ artificial intelligence technologies to assist in the evaluation of job applications. All application reviews include meaningful human involvement, and no hiring decisions are made solely on the basis of automated processing.

総閲覧数

0

応募クリック数

0

模擬応募者数

0

スクラップ

0

Marvellについて

Marvell

Marvell

Public

Marvell Technology, Inc. is an American company, headquartered in Santa Clara, California, which develops and produces semiconductors and related technology.

5,001-10,000

従業員数

Santa Clara

本社所在地

$15.2B

企業価値

レビュー

3.6

10件のレビュー

ワークライフバランス

3.2

報酬

3.8

企業文化

3.5

キャリア

2.8

経営陣

2.9

62%

友人に勧める

良い点

Good benefits and compensation

Supportive team and leadership

Flexible work arrangements

改善点

Limited career advancement opportunities

High workload and long hours

Poor management communication

給与レンジ

16件のデータ

Junior/L3

Junior/L3 · DATA SCIENCE AND ENGINEERING PROFESSIONAL II

1件のレポート

$111,800

年収総額

基本給

$86,000

ストック

-

ボーナス

-

$111,800

$111,800

面接体験

1件の面接

難易度

3.0

/ 5

期間

14-28週間

内定率

100%

体験

ポジティブ 100%

普通 0%

ネガティブ 0%

面接プロセス

1

Application Review

2

Recruiter Call

3

Technical Screen

4

Final Round Interview

5

Offer Decision

よくある質問

Technical Knowledge

System Design

Behavioral/STAR

Past Experience

UI/UX Design Principles