refresh

트렌딩 기업

트렌딩 기업

채용

채용Intel

Graduate Talent (ISCP SV Design Verification Engineer)

Intel

Graduate Talent (ISCP SV Design Verification Engineer)

Intel

Malaysia, Penang

·

On-site

·

Full-time

·

2w ago

Job Details:

Job Description:

  • Develops pre-silicon functional validation strategy, test plan, test suite, test methodologies for state-of-the-art SoC/chipset.

  • Collaborates with architects, micro-architects, design and system validation teams for IP/SoC validation strategy, technical readiness and failure disposition.

  • Performs low level and complex debug for multiple systems, subsystems within a product, or at the IP/SoC level for Intel products.

  • Applies deep understanding of IP/SoC design, architecture, firmware, and software to resolve triage failures, marginality issues, and conduct root cause analysis.

  • Defines, develops, and implements techniques for faster debug at the IP/SoC and platform level and isolates failing components of a system.

Qualifications:

  • Graduates from Bachelor/Master's degree in Electrical and/or Electronic Engineering, Computer or Microelectronic Engineering.

  • Knowledge on Computer System Architecture and/or related software-hardware sub-systems.

  • Knowledge on software programming in Python, Maestro/Perspec, C and/or C++ language and UNIX, automate verification flow and improve efficiency.

  • Emulation/Silicon/FPGA debug, RTL, UPF and logic design.

  • Strong analytical and problem-solving skills.

  • Excellent communication and teamwork abilities.

  • A passion for technology and innovation.

  • Eagerness to learn and adapt in a fast-paced environment.

Job Type:

Intel Contract Employee:

Shift:

Shift 1 (Malaysia)

Primary Location:

Malaysia, Penang

Additional Locations:

Business group:

Silicon and Platform Engineering Group (SPE): Deliver breakthrough silicon and platform solutions that deliver industry-leading products today while also defining the next generation of computing experiences.

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Work Model for this Role

This role will require an on-site presence. Job posting details (such as work model, location or time type) are subject to change.

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

총 조회수

0

총 지원 클릭 수

0

모의 지원자 수

0

스크랩

0

Intel 소개

Intel

Intel

Public

Intel Corporation is an American multinational technology company headquartered in Santa Clara, California. It designs, manufactures, and sells computer components such as central processing units (CPUs) and related products for business and consumer markets.

120,000+

직원 수

Santa Clara

본사 위치

$200B

기업 가치

리뷰

2.7

1개 리뷰

워라밸

3.0

보상

3.5

문화

3.5

커리어

2.5

경영진

2.5

25%

친구에게 추천

장점

Company culture

Benefits package

Good communications about culture

단점

Poor rejection process

Spam emails to candidates

Frustrating candidate experience

연봉 정보

16개 데이터

Senior/L5

Senior/L5 · Advanced Field Service Engineering Data Analyst

1개 리포트

$132,904

총 연봉

기본급

$102,234

주식

-

보너스

-

$132,904

$132,904

면접 경험

2개 면접

난이도

3.0

/ 5

소요 기간

14-28주

면접 과정

1

Application Review

2

Recruiter Screen

3

Technical Phone Screen

4

Onsite/Virtual Interviews

5

Team Matching

6

Offer

자주 나오는 질문

Coding/Algorithm

Technical Knowledge

Behavioral/STAR

System Design