Intel
Senior Testchip SoC Physical Design Engineer (Integration & Methodology)
RoleEngineering
LevelSenior
LocationUnited States
WorkOn-site
TypeFull-time
Posted3 weeks ago
Required skills
Physical design
Timing closure
Place and route
Methodology
채용공고 내용이 제공되지 않았습니다. 회사 채용 페이지에서 확인해주세요.
About Intel
US
Headquarters