招聘
Job Details:
Job Description:
Performs functional logic verification of an integrated SoC to ensure design will meet specifications. Defines and develops scalable and reusable block, subsystem, and SoC verification plans, test benches, and the verification environment to meet the required level of coverage and confirm to microarchitecture specifications. Executes verification plans and defines and runs emulation and system simulation models to verify the design, analyze power and performance, and uncover bugs. Replicates, root causes, and debugs issues in the presilicon environment. Finds and implements corrective measures to resolve failing tests. Collaborates and communicates with SoC architects, microarchitects, full chip architects, RTL developers, postsilicon, and physical design teams to improve verification of complex architectural and microarchitectural features. Documents test plans and drives technical reviews of plans and proofs with design and architecture teams. Incorporates and executes security activities within test plans, including regression and debug tests, to ensure security coverage. Maintains and improves existing functional verification infrastructure and methodology. Absorbs learning from postsilicon on the quality of validation done during presilicon development, updates test plan for missing coverages, and proliferates to future products.
Qualifications:
Minimum Qualifications:
Bachelor's degree in electrical engineering or computer engineering with 4 to 9 years of experience or a master's degree in electrical engineering or computer engineering.3+ years of experience in 5 or more of the following:
Test Bench bring-up at SoC and strong programming skills in System Verilog, OVM and UVM.
Test Plan development experience.
Enabling regressions, maintaining QoV (quality of validation) with good functional/code/other coverage metrics.
Familiarity with both simulation and emulation environments.
Strong CPU/GPU architecture understanding.
RTL Debugging module level or soc level system simulation failures.
Building emulation models, enabling content.
Monitoring and improve existing simulation environments and simulation efficiency.
Preferred Qualifications:
Experience with DFD (Design for Debug) component i.e. VISA DTF, TFB will be a plus.
Job Type:
Experienced Hire
Shift:
Shift 1 (India)
Primary Location:
India, Bangalore
Additional Locations:
Business group:
As a member of the Chief Technology Office, Artificial Intelligence, and Network and Edge Group (CTO AI NEX), you will be committed to strategically penetrating the AI market by delivering disruptive and transformative solutions. Your focus will be on leveraging technology innovation and incubation to drive commercial success, ensuring that advancements create significant value. The team is dedicated to driving the software-defined transformation of the world's networks profitably, setting new standards for efficiency and connectivity. Through these priorities, you aim to lead the way in technological evolution and redefine the future of global networks.
Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Position of Trust
N/A
Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. Job posting details (such as work model, location or time type) are subject to change.
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
总浏览量
2
申请点击数
0
模拟申请者数
0
收藏
0
相似职位

Python Automation Engineer
Amgen · India - Hyderabad

SOC Design Verification Engineer
Samsung · SSIR, Goldstone, Bangalore, India

Automation Engineer
ABB · Bangalore, Karnataka, India
Design Verification Engineer
NXP Semiconductors · Pune

Design Verification Engineer
Broadcom · IND-Bangalore Electronic City - S1
关于Intel

Intel
PublicIntel Corporation is an American multinational technology company headquartered in Santa Clara, California. It designs, manufactures, and sells computer components such as central processing units (CPUs) and related products for business and consumer markets.
120,000+
员工数
Santa Clara
总部位置
$200B
企业估值
评价
2.7
1条评价
工作生活平衡
3.0
薪酬
3.5
企业文化
3.5
职业发展
2.5
管理层
2.5
25%
推荐给朋友
优点
Company culture
Benefits package
Good communications about culture
缺点
Poor rejection process
Spam emails to candidates
Frustrating candidate experience
薪资范围
16个数据点
Senior/L5
Senior/L5 · Advanced Field Service Engineering Data Analyst
1份报告
$132,904
年薪总额
基本工资
$102,234
股票
-
奖金
-
$132,904
$132,904
面试经验
2次面试
难度
3.0
/ 5
时长
14-28周
面试流程
1
Application Review
2
Recruiter Screen
3
Technical Phone Screen
4
Onsite/Virtual Interviews
5
Team Matching
6
Offer
常见问题
Coding/Algorithm
Technical Knowledge
Behavioral/STAR
System Design
新闻动态
Intel Poised to Land Major Foundry Deals for Advanced 14A Chip Fab - HotHardware
HotHardware
News
·
1d ago
I Tested Qualcomm's Snapdragon X2 Elite Extreme: This 18-Core Power CPU Hits Hard Against AMD, Apple, Intel - PCMag
PCMag
News
·
1d ago
Nvidia Stock Slaughters Rivals AMD & Intel as the as Blackwell Ultra Racks ‘Lead the Market by Two Generations’ - Yahoo Finance
Yahoo Finance
News
·
1d ago
Intel Core Ultra 250K Plus vs AMD Ryzen 5 9600X faceoff — battle for the best $200 CPU - Tom's Hardware
Tom's Hardware
News
·
1d ago