
The bridge to possible.
ASIC Engineering Physical Design Leader at Cisco
About the role
Meet the Team
Cisco’s Client Optics Group (COG) designs & delivers the high-speed optical transceivers, and platforms that power Cisco's core data center networking solutions. We specialize in the design and integration of cutting-edge IM/DD optics and silicon photonic platforms that enable customers to deploy industry-leading optical technologies within data center with unprecedented speed, capacity, and reliability. Come join us and take part in shaping COG’s ground-breaking optical solutions by designing, developing, and testing some of the most advanced pluggable, and Co-packaged Optics (CPO) being developed in the industry.
You will work with Cisco's outstanding Silicon Photonics team. Our team is responsible for driving the development and optimization of optical transceivers & modules (800G,1.6T & beyond) that seamlessly integrate with Cisco's routing, switching, and datacenter platforms, enabling customers to build scalable, high-performance networks that support emerging technologies including AI/ML workloads, and next-generation data center architectures.
We are looking for a talented and experienced ASIC Engineering Physical Design Lead to join our team and drive verification of Cisco's silicon photonics driver integrated circuits for the next generation of products for 100/200/400G per Lambda solutions.
Your Impact
- Own and drive RTL/netlist‑to‑GDSII implementation for block‑level and full‑chip designs in advanced technology nodes.
- Own and develop digital implementation flows and collaborate closely with EDA tool vendors to debug issues and continuously improve methodology.
- Develop and execute hierarchical floor plans, accounting for mixed‑signal integration, macro placement, I/O planning, congestion, timing, and power distribution.
- Drive place and route, clock tree synthesis (CTS), post‑route optimization, and timing closure across multi‑mode, multi‑corner (MMMC) scenarios.
- Perform static timing analysis (STA), analyze timing reports, and implement timing ECOs using tools such as Tempus and Tempus ECO, or equivalent industry‑standard tools.
- Collaborate with RTL, Analog, DFT, Packaging, CAD, and EDA teams to resolve implementation issues and improve overall design convergence.
- Run and debug back‑end signoff checks, including power integrity, IR/EM analysis, and physical verification.
- Develop automation scripts using TCL, Python, Bash, or Perl for QoR tracking, reporting, and flow efficiency.
Minimum Qualifications
- Bachelor’s or master’s in electrical engineering or equivalent field
- 10+ years of Physical Design experience in ASIC/SoC physical design and implementation in advanced CMOS tech nodes
- Proven hands-on experience with the full physical design flow at block and/or chip level PD
- Ability to lead a small team of PD engineers & work collaboratively with globally dispersed cross-functional teams
- Good understanding of various EDA tools and sign-off criteria and experience in scripting and automation such as Python, Perl, TCL, or Shell Scripts.
Preferred Qualifications
- Hands-on experience in closing designs with high-speed, high-density, macro-dominant, and I/O cell–intensive blocks
- Strong knowledge of static timing analysis, timing constraints, and timing ECO implementation
- Proven fundamentals in identifying and debugging EM, IR, RC, and glitch-related issues
- Hands-on experience with functional equivalence checking and functional ECOs
- Experience in power grid design and optimization
- Good Understanding of the Standard-Cell IP, memory compiler IP Selection Criteria
- Experience in integrating mixed-signal designs
Why Cisco?
At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.
Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.
We are Cisco, and our power starts with you.
Required skills
ASIC physical design
RTL-to-GDSII
Place and route
Timing closure
Physical verification
EDA flow development
Chip implementation
Total Views
0
Total Apply Clicks
0
Total Mock Apply
0
Total Bookmarks
0
More open roles at Cisco

Embedded Software Engineer - 4 to 8 yrs
Cisco · Bangalore, India

Virtual Sales Account Executive - Splunk Melbourne
Cisco · Melbourne, Australia

SR ASIC Design Verification Engineer
Cisco · San Jose, California, US

Hardware Engineer
Cisco · Bangalore, India

Sales Development Representative (Cantonese Speaking)
Cisco · Singapore, Singapore
Similar jobs

Senior Principal Electrical Engineer (Hybrid)
Collins Aerospace (RTX) · US-IA-CEDAR RAPIDS-106 ~ 400 Collins Rd NE ~ BLDG 106

Senior Software Engineer - Space and RF Sensors (Onsite)
RTX (Raytheon) · US-IN-FT WAYNE-150A ~ 1010 Production Rd ~ BLDG 150A

Principal Command & Telemetry Software Modernization Engineer (Onsite)
RTX (Raytheon) · US-CO-AURORA-S75 ~ 16800 E Centretech Pkwy ~ BLDG S75

Senior C/C++ Software Development Engineer
RTX (Raytheon) · US-MA-TEWKSBURY-TB3 ~ 50 Apple Hill Dr ~ CONCORD BLDG, Tewksbury Tb3 300 Concord

Principal Electrical Engineer-FPGA Design- Onsite Tucson, AZ
RTX (Raytheon) · US-AZ-TUCSON-M02 ~ 1151 E Hermans Rd ~ BLDG M02
About Cisco

Cisco
PublicCisco Systems, Inc. is an American multinational technology conglomerate corporation that develops, manufactures, and sells hardware, software, telecommunications equipment and other high-technology services and products focused on networking, cyber security and AI.
10,001+
Employees
San Jose
Headquarters
$317B
Valuation
Reviews
10 reviews
4.3
10 reviews
Work-life balance
3.5
Compensation
4.2
Culture
4.6
Career
3.8
Management
4.0
78%
Recommend to a friend
Pros
Supportive and friendly team culture
Flexible work arrangements and remote options
Excellent benefits and competitive compensation
Cons
High-pressure and demanding work environment
Work-life balance challenges
Limited career advancement opportunities
Salary Ranges
0 data points
L2
L6
L3
L4
L5
L2 · Business Analyst L2
0 reports
$70,294
total per year
Base
$28,118
Stock
$35,147
Bonus
$7,029
$49,206
$91,382
Interview experience
4 interviews
Difficulty
3.0
/ 5
Duration
14-28 weeks
Experience
Positive 0%
Neutral 25%
Negative 75%
Interview process
1
Application Review
2
Phone Screen
3
Technical Interview Round 1
4
Technical Interview Round 2
5
Behavioral Interview
6
Team Matching
7
Final Round
Common questions
Coding/Algorithm
System Design
Behavioral/STAR
Technical Knowledge
Latest updates
Interchange Capital Partners LLC Grows Position in Cisco Systems, Inc. $CSCO - MarketBeat
MarketBeat
News
·
1w ago
Why This Quantum Switch Prototype Might Be Cisco’s Most Important Announcement in Years - inc.com
inc.com
News
·
1w ago
How connectivity is shaping the future of surgical care - Cisco Blogs
Cisco Blogs
News
·
1w ago
Cisco loops partner channels into Google Cloud Marketplace procurements - SDxCentral
SDxCentral
News
·
1w ago