refresh

トレンド企業

トレンド企業

採用

求人Cadence

Principal Firmware Engineer

Cadence

Principal Firmware Engineer

Cadence

AUSTIN

·

On-site

·

Full-time

·

1mo ago

必須スキル

DDR5 JEDEC specification

Bare-metal firmware development

C programming

SerDes

Memory interface

RTL simulation debugging

Shell scripting

Perl scripting

Python scripting

TCL scripting

EDA tools

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Description:

Be part of the Cadence DDR PHY IP Front End Design team responsible for -

  • Develop firmware for DDR5 PHY using microcontrollers

  • Developing firmware in C typically involving bare-metal programming and developing low-level APIs on Microcontrollers.

  • Responsible for collaborating with hardware designers and memory subsystem architects to derive training algorithms and implement them.

  • Responsible for collaborating with the verification team to deduce firmware-hardware co-verification plan.

  • Develop and Debug firmware in RTL based hardware simulations (C +Verilog simulations)

  • Develop and Debug on Silicon bring-up boards.

Required Skills:

  • Good Knowledge of DDR5 JEDEC spec, knowledge of different DIMM configurations and specifications.

  • Relevant experience in developing bare-metal firmware for High-speed Ser Des or Memory interface Physical Layer blocks.

  • Good Knowledge of C programming language for embedded software development and use of relevant IDE.

  • Comfortable debugging RTL simulations involving firmware and microcontroller subsystem.

  • Good knowledge of Shell/Perl/Python/TCL scripting

  • Good experience on Verification EDA Tools like simulators and waveform viewers

We’re doing work that matters. Help us solve what others can’t.

総閲覧数

0

応募クリック数

0

模擬応募者数

0

スクラップ

0

Cadenceについて

Cadence

Cadence

Public

Cadence Design Systems provides electronic design automation (EDA) software, hardware, and IP for designing and verifying electronic systems and semiconductors.

5,001-10,000

従業員数

San Jose

本社所在地

$8.5B

企業価値

レビュー

4.0

10件のレビュー

ワークライフバランス

4.2

報酬

2.8

企業文化

4.1

キャリア

3.2

経営陣

3.4

72%

友人に勧める

良い点

Good work-life balance

Supportive and collaborative team environment

Flexible work arrangements

改善点

Below market compensation

Limited career advancement opportunities

Heavy workload and long hours

給与レンジ

58件のデータ

Junior/L3

Junior/L3 · Data Analyst

1件のレポート

$91,103

年収総額

基本給

$85,276

ストック

-

ボーナス

$5,827

$59,612

$139,984

面接体験

1件の面接

難易度

3.0

/ 5

期間

14-28週間

面接プロセス

1

Application Review

2

Recruiter Screen

3

Technical Phone Screen

4

Onsite/Virtual Interviews

5

Final Decision

よくある質問

Technical Knowledge

Behavioral/STAR

Past Experience

Problem Solving