채용
필수 스킬
C
C++
Unix
Linux
Scripting
Code Analysis
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Cadence Design Systems is looking for a highly motivated engineer to work with the Modus Test R&D team working on Design For Test (DFT) and Automatic Test Pattern Generation (ATPG) Software.
What You'll Be Doing
- Work as a team to build reliable, scalable and high performance software that are easy to use by engineers worldwide
- Develop software tools in C/C to support DFT/ATPG
- Research and develop software solutions to allow greater efficiency in software architecture and algorithm optimizations
What We Need To See
- BS (or equivalent experience) and 7 years of software development experience, MS preferred
- Experienced with modern C, Unix/Linux and scripting
- Experienced with static and dynamic code analysis tools
- Solid understanding of algorithms, computer architecture and computer science theory
- Passionate about SW development processes
- Flexibility/adaptability for working in a dynamic environment with different frameworks and requirements
- Excellent communication, interpersonal and customer collaboration skills
Ways To Stand Out From The Crowd
- Experience in VLSI and/or DFT/ATPG.
- Experience with multi-threading and distributed software
- Experience in algorithmic and computational software
We’re doing work that matters. Help us solve what others can’t.
총 조회수
1
총 지원 클릭 수
0
모의 지원자 수
0
스크랩
0
비슷한 채용공고

Lead Software Engineer
Mastercard · Arlington, Virginia

Manager Software Engineering 1
Northrop Grumman · United States-Ohio-Beavercreek; United States-Ohio-Wright-Patterson AFB

Director of Software Engineering - Payments Technology
JPMorgan Chase · Tampa, FL, United States, US

Lead Software Engineer -Java/AWS
JPMorgan Chase · New York, NY, United States, US

Lead Software Engineer - Salesforce, DICK's Media (REMOTE)
Dick's Sporting · Remote - US
Cadence 소개

Cadence
PublicCadence Design Systems provides electronic design automation (EDA) software, hardware, and IP for designing and verifying electronic systems and semiconductors.
5,001-10,000
직원 수
San Jose
본사 위치
$8.5B
기업 가치
리뷰
4.0
10개 리뷰
워라밸
4.2
보상
2.8
문화
4.1
커리어
3.2
경영진
3.4
72%
친구에게 추천
장점
Good work-life balance
Supportive and collaborative team environment
Flexible work arrangements
단점
Below market compensation
Limited career advancement opportunities
Heavy workload and long hours
연봉 정보
58개 데이터
Junior/L3
Junior/L3 · Data Analyst
1개 리포트
$91,103
총 연봉
기본급
$85,276
주식
-
보너스
$5,827
$59,612
$139,984
면접 경험
1개 면접
난이도
3.0
/ 5
소요 기간
14-28주
면접 과정
1
Application Review
2
Recruiter Screen
3
Technical Phone Screen
4
Onsite/Virtual Interviews
5
Final Decision
자주 나오는 질문
Technical Knowledge
Behavioral/STAR
Past Experience
Problem Solving
뉴스 & 버즈
Ninety One UK Ltd Cuts Position in Cadence Design Systems, Inc. $CDNS - MarketBeat
MarketBeat
News
·
3d ago
Moran Wealth Management LLC Sells 19,592 Shares of Cadence Design Systems, Inc. $CDNS - MarketBeat
MarketBeat
News
·
3d ago
Cadence Maps Its Future Beyond EDA With Agentic AI and Simulation - HPCwire
HPCwire
News
·
3d ago
Lesser-Known Cadence Design Systems Just Landed Google and Nvidia Deals. Should You Buy CDNS Stock? - Barchart.com
Barchart.com
News
·
4d ago