採用
必須スキル
C
C++
Unix
Linux
Scripting
Code Analysis
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Cadence Design Systems is looking for a highly motivated engineer to work with the Modus Test R&D team working on Design For Test (DFT) and Automatic Test Pattern Generation (ATPG) Software.
What You'll Be Doing
- Work as a team to build reliable, scalable and high performance software that are easy to use by engineers worldwide
- Develop software tools in C/C to support DFT/ATPG
- Research and develop software solutions to allow greater efficiency in software architecture and algorithm optimizations
What We Need To See
- BS (or equivalent experience) and 7 years of software development experience, MS preferred
- Experienced with modern C, Unix/Linux and scripting
- Experienced with static and dynamic code analysis tools
- Solid understanding of algorithms, computer architecture and computer science theory
- Passionate about SW development processes
- Flexibility/adaptability for working in a dynamic environment with different frameworks and requirements
- Excellent communication, interpersonal and customer collaboration skills
Ways To Stand Out From The Crowd
- Experience in VLSI and/or DFT/ATPG.
- Experience with multi-threading and distributed software
- Experience in algorithmic and computational software
We’re doing work that matters. Help us solve what others can’t.
総閲覧数
1
応募クリック数
0
模擬応募者数
0
スクラップ
0
類似の求人

Lead Software Engineer
Mastercard · Arlington, Virginia

Director of Software Engineering - Payments Technology
JPMorgan Chase · Tampa, FL, United States, US

Lead Java Software Engineer
Garmin · Olathe, Kansas

Lead Software Engineer - Salesforce, DICK's Media (REMOTE)
Dick's Sporting · Remote - US

Lead Software Engineer -Java/AWS
JPMorgan Chase · New York, NY, United States, US
Cadenceについて

Cadence
PublicCadence Design Systems provides electronic design automation (EDA) software, hardware, and IP for designing and verifying electronic systems and semiconductors.
5,001-10,000
従業員数
San Jose
本社所在地
$8.5B
企業価値
レビュー
4.0
10件のレビュー
ワークライフバランス
4.2
報酬
2.8
企業文化
4.1
キャリア
3.2
経営陣
3.4
72%
友人に勧める
良い点
Good work-life balance
Supportive and collaborative team environment
Flexible work arrangements
改善点
Below market compensation
Limited career advancement opportunities
Heavy workload and long hours
給与レンジ
58件のデータ
Junior/L3
Junior/L3 · Data Analyst
1件のレポート
$91,103
年収総額
基本給
$85,276
ストック
-
ボーナス
$5,827
$59,612
$139,984
面接体験
1件の面接
難易度
3.0
/ 5
期間
14-28週間
面接プロセス
1
Application Review
2
Recruiter Screen
3
Technical Phone Screen
4
Onsite/Virtual Interviews
5
Final Decision
よくある質問
Technical Knowledge
Behavioral/STAR
Past Experience
Problem Solving
ニュース&話題
Ninety One UK Ltd Cuts Position in Cadence Design Systems, Inc. $CDNS - MarketBeat
MarketBeat
News
·
3d ago
Moran Wealth Management LLC Sells 19,592 Shares of Cadence Design Systems, Inc. $CDNS - MarketBeat
MarketBeat
News
·
3d ago
Cadence Maps Its Future Beyond EDA With Agentic AI and Simulation - HPCwire
HPCwire
News
·
3d ago
Lesser-Known Cadence Design Systems Just Landed Google and Nvidia Deals. Should You Buy CDNS Stock? - Barchart.com
Barchart.com
News
·
4d ago