招聘
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
- Strong C/C++ development skills with a good understanding of object-oriented design.
- Strong background of computer science fundamentals (data structures, algorithms)
- Passionate to learn and explore new technologies and demonstrates good analysis and problem-solving skills.
- Good written and verbal communication skills, should be a quick learner and a team player.
We’re doing work that matters. Help us solve what others can’t.
总浏览量
0
申请点击数
0
模拟申请者数
0
收藏
0
相似职位

Software Development Engineer II
Ericsson · Bangalore,Karnataka,India
Software Engineer
NetApp · Bangalore, India Office (BANGALORE)

MTS 2 Software Engineer
eBay · Bengaluru, India

Software Engineer | C/C++/L2/L3/VXLAN/MPLS , Switching, Routing | 5-8 Years
Cisco · Bangalore, India

Software Engineer
Microsoft · India, Karnataka, Bangalore
关于Cadence

Cadence
PublicCadence Design Systems, Inc. is an American multinational technology and computational software company headquartered in San Jose, California.
5,001-10,000
员工数
San Jose
总部位置
$8.5B
企业估值
评价
4.0
10条评价
工作生活平衡
4.2
薪酬
2.8
企业文化
4.1
职业发展
3.2
管理层
3.4
72%
推荐给朋友
优点
Good work-life balance and flexible hours
Supportive and collaborative team environment
Good benefits and stable company
缺点
Below market compensation and pay
Limited growth and advancement opportunities
Heavy workload and long hours during peak times
薪资范围
66个数据点
Junior/L3
Junior/L3 · Data Analyst
1份报告
$91,103
年薪总额
基本工资
$85,276
股票
-
奖金
$5,827
$59,612
$139,984
面试经验
1次面试
难度
3.0
/ 5
时长
14-28周
面试流程
1
Application Review
2
Recruiter Screen
3
Technical Phone Screen
4
Onsite/Virtual Interviews
5
Final Decision
常见问题
Technical Knowledge
Behavioral/STAR
Past Experience
Problem Solving
新闻动态
Cadence Design Systems Inc. stock outperforms competitors on strong trading day - MarketWatch
MarketWatch
News
·
Today
Album Review: Forager by Cadence Weapon & Junia-T - Shatter the Standards
Shatter the Standards
News
·
Today
Cadence Collaborates with TSMC to Accelerate Design of Next-Gen AI Silicon - HPCwire
HPCwire
News
·
Today
Cadence Design Systems Targets Faster Chip Design Cycles To Keep Pace With AI - Benzinga
Benzinga
News
·
Today