採用
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Key Responsibilities:
- SoC Architecture Definition: Design and develop ARM-based System-on-Chip (SoC) architectures, ensuring optimal performance and power efficiency for markets like mobile, automotive, and infrastructure.
- IP Development & Integration: Develop Intellectual Property (IP) features.
- Micro-architecture Design: Translate high-level architectural specifications into detailed micro-architecture specifications and RTL code using System Verilog.
- Cross-functional Collaboration: Partner with software and hardware teams to define system-level requirements, including firmware and peripheral integration.
Required Skills & Experience:
- Education: Bachelor’s or Master’s degree in Electrical Engineering or Computer Engineering.
- Architecture Knowledge: Strong understanding of ARM based SoC architecture
- Design: Proven experience in Verilog/System Verilog RTL design.
- AMBA Protocols: Deep knowledge of ARM AMBA protocols
We’re doing work that matters. Help us solve what others can’t.
総閲覧数
2
応募クリック数
0
模擬応募者数
0
スクラップ
0
類似の求人

Cyber Security Administrator
Leidos · Tucson, AZ

CICS Systems Programmer - Mainframe - Remote
Truist · Charlotte, North Carolina, USA

Data Center Engineering Operations Technician, DCEO
Amazon · Lithia Springs, GA, USA

MDM Technical Architect (Remote)
Veeva Systems · Germany - Berlin

Privileged Access Management Engineer
Dell · Round Rock, Texas, United States
Cadenceについて

Cadence
PublicCadence Design Systems provides electronic design automation (EDA) software, hardware, and IP for designing and verifying electronic systems and semiconductors.
5,001-10,000
従業員数
San Jose
本社所在地
$8.5B
企業価値
レビュー
4.0
10件のレビュー
ワークライフバランス
4.2
報酬
2.8
企業文化
4.1
キャリア
3.2
経営陣
3.4
72%
友人に勧める
良い点
Good work-life balance
Supportive and collaborative team environment
Flexible work arrangements
改善点
Below market compensation
Limited career advancement opportunities
Heavy workload and long hours
給与レンジ
58件のデータ
Junior/L3
Junior/L3 · Data Analyst
1件のレポート
$91,103
年収総額
基本給
$85,276
ストック
-
ボーナス
$5,827
$59,612
$139,984
面接体験
1件の面接
難易度
3.0
/ 5
期間
14-28週間
面接プロセス
1
Application Review
2
Recruiter Screen
3
Technical Phone Screen
4
Onsite/Virtual Interviews
5
Final Decision
よくある質問
Technical Knowledge
Behavioral/STAR
Past Experience
Problem Solving
ニュース&話題
Ninety One UK Ltd Cuts Position in Cadence Design Systems, Inc. $CDNS - MarketBeat
MarketBeat
News
·
3d ago
Moran Wealth Management LLC Sells 19,592 Shares of Cadence Design Systems, Inc. $CDNS - MarketBeat
MarketBeat
News
·
3d ago
Cadence Maps Its Future Beyond EDA With Agentic AI and Simulation - HPCwire
HPCwire
News
·
3d ago
Lesser-Known Cadence Design Systems Just Landed Google and Nvidia Deals. Should You Buy CDNS Stock? - Barchart.com
Barchart.com
News
·
4d ago