
Leading company in the technology industry
Application Engineering Director - IC Design Verification
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
At Cadence, we hire and develop innovators and leaders who want to make an impact on the world of technology.
We offer amazing opportunities to grow, no matter where you are in your career. The ideal candidate will be energetic, innovative and enthusiastic about how to help customers solve their toughest verification problems using Cadence technology. Join our elite application engineering team for verification to work closely with the best AEs, PEs and R&D in EDA at a company listed in Fortune magazine and Great Place to Work as one of the World's Best Workplaces™ year after year!
As an key leader managing the Field Applications Engineering (AE) Team here in the Bay Area for key strategic accounts, you will work directly with industry leading semiconductor and system companies to deploy Cadence’s market leading verification platforms including cutting edge technologies using AI assistants, Agentic AI and machine learning. In this customer facing role you will provide the front line technical support in the pre and post-sales process and will work with the account team to come up with innovative solutions to address our customers’ most challenging problems in verification. You will own customer success!
In this role, you will lead the AE team to have a comprehensive understanding of the customer specific verification requirements, including methodology support, and operation and maintenance of Cadence’s verification tools and services. You will lead the team to support key technical evaluations for Cadence’s market leading tools such as Xcelium simulation platform and Verisium platform of AI and ML tools for enhanced verification. As a part of this role you will also assist with technical presentations and product demonstrations for customers to show the value proposition with our tools.
At Cadence, customers are at the heart of everything we do. Talented engineers like you are what enable us to materialize this passion into results. By working directly with Cadence R&D and driving customer engagements, you will enhance your in-depth knowledge in verification tools, unlock unique expertise in verification methodologies, and level up your communication, customer, and sales skills.
——
Key responsibilities:
- Establish technical credibility and rapport with the customer and become the go-to expert for all of their technical inquiries and support
- In collaboration with R&D, provide in-depth technical assistance working closely with your team to help support advanced verification flows and AI/ML applications to secure design wins
- Champion the customer needs and work closely with R&D and marketing to develop competitive and creative technical solutions
- Understand the competitive landscape and continuously work on differentiating Cadence’s solutions
Minimum requirements:
BS, MS, or PhD degree in Computer Science/Engineering, Electrical Engineering, or related field
-
15+ years experience in the semiconductor industry
-
Have a good understanding and working knowledge with System Verilog, Verilog and UVM testbench architecture
-
Strong verbal and written communication skills
-
Digital design experience and Knowledge of design fundamentals such as architecture & micro-architecture
-
Ability to interact effectively with both external customers and internally with the AE and R&D teams
The annual salary range for California is $157,500 to $292,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We’re doing work that matters. Help us solve what others can’t.
浏览量
0
申请点击
0
Mock Apply
0
收藏
0
相似职位

Manager 3 - Command Systems Wing Ops and Physical Security Subsystems Lead
Northrop Grumman · Roy, UT

Lead Field Superintendent - Piping (UGs)
Bechtel

TECHNICAL LEAD L1(CONTRACT)
Wipro · Melbourne, Australia

Sr. Director of Architecture - Trust & Security
JPMorgan Chase · New York, NY, United States, US

Software Development Manager, UTR Tech in Last Mile
Amazon · Gurugram, HR, IND
关于Cadence

Cadence
PublicCadence Design Systems, Inc. is an American multinational technology and computational software company headquartered in San Jose, California.
5,001-10,000
员工数
San Jose
总部位置
$8.5B
企业估值
评价
10条评价
3.9
10条评价
工作生活平衡
3.8
薪酬
2.7
企业文化
4.2
职业发展
3.2
管理层
2.8
72%
推荐率
优点
Flexible work arrangements and remote options
Great company culture and collaborative team
Good benefits and job security
缺点
Below average compensation and salary
High workload and overwhelming at times
Limited career advancement opportunities
薪资范围
75个数据点
Junior/L3
Junior/L3 · Data Analyst
1份报告
$91,103
年薪总额
基本工资
$85,276
股票
-
奖金
$5,827
$59,612
$139,984
面试评价
1条评价
难度
3.0
/ 5
时长
14-28周
面试流程
1
Application Review
2
Recruiter Screen
3
Technical Phone Screen
4
Onsite/Virtual Interviews
5
Final Decision
常见问题
Technical Knowledge
Behavioral/STAR
Past Experience
Problem Solving
最新动态
Cadence Design Systems, Inc. $CDNS Shares Bought by Mitsubishi UFJ Trust & Banking Corp - MarketBeat
MarketBeat
News
·
1w ago
Cadence Design Systems Rides AI Wave in Earnings - TipRanks
TipRanks
News
·
1w ago
Teen killed, older sister being taken off life support after crash - WSB-TV
WSB-TV
News
·
1w ago
Cadence lifts annual revenue forecast on sustained AI chip-design boom - Reuters
Reuters
News
·
1w ago