
Leading company in the technology industry
Performance Architect
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.Performance Architect Location
Austin, TX
Role Overview
We are seeking a Performance Architect to drive system‑level performance architecture for ARM‑based So Cs and chiplet platforms. In this role, you will define, analyze, and optimize performance across CPUs, interconnect, memory subsystems, and accelerators, working closely with system architects, IP teams, design, and software.
This is a senior technical role requiring deep expertise in ARM architectures,memory systems, and end‑to‑end performance modeling, with the ability to influence architecture decisions early and guide teams through implementation and validation.
Key Responsibilities System & SoC Performance Architecture
- Define performance requirements, KPIs, and budgets across CPU, interconnect, memory, and I/O subsystems.
- Drive architectural trade‑offs involving latency, bandwidth, throughput, power, and area.
- Evaluate and optimize performance for heterogeneous workloads (NPU/AI, ISP, VISION, I/O).
Interconnect & Chiplet Performance
- Evaluate and optimize NoC / fabric architectures (latency, bandwidth, congestion, QoS).
- Analyze performance impacts of chiplet partitioning, die‑to‑die interconnects (e.g., UCIe‑class links), and protocol overheads.
- Identify bottlenecks across chiplet boundaries and propose architectural mitigations.
Performance Modeling & Analysis
- Build and maintain system‑level performance models (transaction‑level, analytical, or cycle‑approximate).
- Perform workload‑driven studies using synthetic traffic, benchmarks, and real software traces.
- Correlate model results with RTL, emulation, or silicon data as designs mature.
- Clearly communicate performance findings and recommendations to cross‑functional teams.
Cross‑Functional Leadership
- Work closely with system architects, IP architects, design, verification, and software teams.
- Provide technical leadership and mentorship on performance topics.
- Influence architectural decisions through data‑driven analysis and clear technical communication.
Required Qualifications Experience
- 10+ years of experience in SoC, system, or performance architecture (staff‑level expectations).
- Proven experience working on ARM‑based systems in data center, automotive, mobile, or embedded domains.
Technical Expertise
- Deep understanding of computer architecture:
- Memory hierarchy and bandwidth/latency trade‑offs
- Strong knowledge of ARM architecture and ecosystem:
- ARMv8/ARMv9 CPUs
- Performance monitoring (PMU/AMU)
- System memory management concepts (SMMU, TLBs, page tables)
- Solid understanding of interconnects and fabrics (NoC, coherency protocols, QoS).
- Experience with performance modeling and analysis techniques
We’re doing work that matters. Help us solve what others can’t.
閲覧数
0
応募クリック
0
Mock Apply
0
スクラップ
0
類似の求人
Cadenceについて

Cadence
PublicCadence Design Systems, Inc. is an American multinational technology and computational software company headquartered in San Jose, California.
5,001-10,000
従業員数
San Jose
本社所在地
$8.5B
企業価値
レビュー
10件のレビュー
3.9
10件のレビュー
ワークライフバランス
3.8
報酬
2.7
企業文化
4.2
キャリア
3.2
経営陣
2.8
72%
知人への推奨率
良い点
Flexible work arrangements and remote options
Great company culture and collaborative team
Good benefits and job security
改善点
Below average compensation and salary
High workload and overwhelming at times
Limited career advancement opportunities
給与レンジ
75件のデータ
Junior/L3
Junior/L3 · Data Analyst
1件のレポート
$91,103
年収総額
基本給
$85,276
ストック
-
ボーナス
$5,827
$59,612
$139,984
面接レビュー
レビュー1件
難易度
3.0
/ 5
期間
14-28週間
面接プロセス
1
Application Review
2
Recruiter Screen
3
Technical Phone Screen
4
Onsite/Virtual Interviews
5
Final Decision
よくある質問
Technical Knowledge
Behavioral/STAR
Past Experience
Problem Solving
最新情報
Cadence Design Systems, Inc. $CDNS Shares Bought by Mitsubishi UFJ Trust & Banking Corp - MarketBeat
MarketBeat
News
·
1w ago
Cadence Design Systems Rides AI Wave in Earnings - TipRanks
TipRanks
News
·
1w ago
Teen killed, older sister being taken off life support after crash - WSB-TV
WSB-TV
News
·
1w ago
Cadence lifts annual revenue forecast on sustained AI chip-design boom - Reuters
Reuters
News
·
1w ago




