招聘
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Job Title:
Principal Software Engineer
Grade: T4
Experience:
7- 11Years
Location:
Noida
Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health.
The Cadence Advantage
The opportunity to work on cutting-edge technology in an environment that encourages you to be creative, innovative, and to make an impact.
Cadence’s employee-friendly policies focus on the physical and mental well-being of employees, career development, providing opportunities for learning, and celebrating success in recognition of specific needs of the employees.
The unique “One Cadence – One Team” culture promotes collaboration within and across teams to ensure customer success
Multiple avenues of learning and development available for employees to explore as per their specific requirement and interests
You get to work with a diverse team of passionate, dedicated, and talented individuals who go above and beyond for our customers, our communities, and each other—every day.
Job Summary & Technical Skills required:
We are seeking a highly motivated software engineer to be a part of the Pegasus Physical Verification System Product Development Group. The role involves designing, development, profiling, optimizing,
and supporting application software for Design Rule Checking (DRC), Layout Versus Schematic (LVS), Advanced FILL, and Programmable Electrical Rule Checking (PERC). The job responsibilities include
development of data analysis and debugging tools for performance analysis, research and development of data driven optimizations of geometric and topological operations for physical verification applications,
troubleshooting and debugging physical verification software on large complex databases, collaborative development and testing of advanced functionality with multiple geographically distributed teams.
The role requires a strong programming (C++ and/or python) and software engineering skills, analytical and problem solving skills, an ability and interest to learn and adapt to changing requirements and technologies,
and in possession of strong interpersonal and communication skills, as well as a collaborative and growth mindset.
Minimum Background Requirements:
Knowledge of algorithms and Software Engineering Skills. Good to have C++/python
Experience with UNIX and/or LINUX platforms
Desired Background:
Experience in software development, preferably in EDA.
Experience in Physical Verification (DRC, LVS, FILL, PERC)
Strong understanding of advanced semiconductor process technologies.
Experience and Technical Skills required:
Educational Qualification:
Master/Bachelor’s degree in Electrical Engineering with Microelectronics/VLSI Design or related discipline from an accredited institution or equivalent
We’re doing work that matters. Help us solve what others can’t.
总浏览量
0
申请点击数
0
模拟申请者数
0
收藏
0
相似职位

Senior Principal Project Engineering Lead – Airborne SSPA Development (Onsite)
Raytheon (RTX) · US-TX-RICHARDSON-461 ~ 3200 E Renner Rd ~ RENNER BLDG 461

Staff Electrode Engineer
Sila Nanotechnologies · Alameda, CA

JASSM Mission Planning Software Engineer, Senior / C++ - Orlando, FL
Lockheed Martin · Orlando, Florida

Staff Engineer
Becton Dickinson · USA SC - Sumter

Senior Robotics Software Engineer
Apple · Cupertino, CA
关于Cadence

Cadence
PublicCadence Design Systems, Inc. is an American multinational technology and computational software company headquartered in San Jose, California.
5,001-10,000
员工数
San Jose
总部位置
$8.5B
企业估值
评价
4.0
10条评价
工作生活平衡
4.2
薪酬
2.8
企业文化
4.1
职业发展
3.2
管理层
3.4
72%
推荐给朋友
优点
Good work-life balance and flexible hours
Supportive and collaborative team environment
Good benefits and stable company
缺点
Below market compensation and pay
Limited growth and advancement opportunities
Heavy workload and long hours during peak times
薪资范围
66个数据点
Junior/L3
Junior/L3 · Data Analyst
1份报告
$91,103
年薪总额
基本工资
$85,276
股票
-
奖金
$5,827
$59,612
$139,984
面试经验
1次面试
难度
3.0
/ 5
时长
14-28周
面试流程
1
Application Review
2
Recruiter Screen
3
Technical Phone Screen
4
Onsite/Virtual Interviews
5
Final Decision
常见问题
Technical Knowledge
Behavioral/STAR
Past Experience
Problem Solving
新闻动态
Cadence Design Systems Inc. stock outperforms competitors on strong trading day - MarketWatch
MarketWatch
News
·
2d ago
Album Review: Forager by Cadence Weapon & Junia-T - Shatter the Standards
Shatter the Standards
News
·
2d ago
Cadence Collaborates with TSMC to Accelerate Design of Next-Gen AI Silicon - HPCwire
HPCwire
News
·
2d ago
Cadence Design Systems Targets Faster Chip Design Cycles To Keep Pace With AI - Benzinga
Benzinga
News
·
2d ago