採用
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Job Title:
Principal Software Engineer
Grade: T4
Experience:
7- 11Years
Location:
Noida
Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health.
The Cadence Advantage
The opportunity to work on cutting-edge technology in an environment that encourages you to be creative, innovative, and to make an impact.
Cadence’s employee-friendly policies focus on the physical and mental well-being of employees, career development, providing opportunities for learning, and celebrating success in recognition of specific needs of the employees.
The unique “One Cadence – One Team” culture promotes collaboration within and across teams to ensure customer success
Multiple avenues of learning and development available for employees to explore as per their specific requirement and interests
You get to work with a diverse team of passionate, dedicated, and talented individuals who go above and beyond for our customers, our communities, and each other—every day.
Job Summary & Technical Skills required:
We are seeking a highly motivated software engineer to be a part of the Pegasus Physical Verification System Product Development Group. The role involves designing, development, profiling, optimizing,
and supporting application software for Design Rule Checking (DRC), Layout Versus Schematic (LVS), Advanced FILL, and Programmable Electrical Rule Checking (PERC). The job responsibilities include
development of data analysis and debugging tools for performance analysis, research and development of data driven optimizations of geometric and topological operations for physical verification applications,
troubleshooting and debugging physical verification software on large complex databases, collaborative development and testing of advanced functionality with multiple geographically distributed teams.
The role requires a strong programming (C++ and/or python) and software engineering skills, analytical and problem solving skills, an ability and interest to learn and adapt to changing requirements and technologies,
and in possession of strong interpersonal and communication skills, as well as a collaborative and growth mindset.
Minimum Background Requirements:
Knowledge of algorithms and Software Engineering Skills. Good to have C++/python
Experience with UNIX and/or LINUX platforms
Desired Background:
Experience in software development, preferably in EDA.
Experience in Physical Verification (DRC, LVS, FILL, PERC)
Strong understanding of advanced semiconductor process technologies.
Experience and Technical Skills required:
Educational Qualification:
Master/Bachelor’s degree in Electrical Engineering with Microelectronics/VLSI Design or related discipline from an accredited institution or equivalent
We’re doing work that matters. Help us solve what others can’t.
総閲覧数
0
応募クリック数
0
模擬応募者数
0
スクラップ
0
類似の求人

Staff Engineer
Becton Dickinson · USA SC - Sumter

Staff Electrode Engineer
Sila Nanotechnologies · Alameda, CA

Senior Principal Project Engineering Lead – Airborne SSPA Development (Onsite)
Raytheon (RTX) · US-TX-RICHARDSON-461 ~ 3200 E Renner Rd ~ RENNER BLDG 461

Senior Robotics Software Engineer
Apple · Cupertino, CA

Principal Enterprise Act Engr - AMZ9442164
Amazon · Portland, OR, USA
Cadenceについて

Cadence
PublicCadence Design Systems, Inc. is an American multinational technology and computational software company headquartered in San Jose, California.
5,001-10,000
従業員数
San Jose
本社所在地
$8.5B
企業価値
レビュー
4.0
10件のレビュー
ワークライフバランス
4.2
報酬
2.8
企業文化
4.1
キャリア
3.2
経営陣
3.4
72%
友人に勧める
良い点
Good work-life balance and flexible hours
Supportive and collaborative team environment
Good benefits and stable company
改善点
Below market compensation and pay
Limited growth and advancement opportunities
Heavy workload and long hours during peak times
給与レンジ
66件のデータ
Junior/L3
Junior/L3 · Data Analyst
1件のレポート
$91,103
年収総額
基本給
$85,276
ストック
-
ボーナス
$5,827
$59,612
$139,984
面接体験
1件の面接
難易度
3.0
/ 5
期間
14-28週間
面接プロセス
1
Application Review
2
Recruiter Screen
3
Technical Phone Screen
4
Onsite/Virtual Interviews
5
Final Decision
よくある質問
Technical Knowledge
Behavioral/STAR
Past Experience
Problem Solving
ニュース&話題
Cadence Design Systems Inc. stock outperforms competitors on strong trading day - MarketWatch
MarketWatch
News
·
2d ago
Album Review: Forager by Cadence Weapon & Junia-T - Shatter the Standards
Shatter the Standards
News
·
2d ago
Cadence Collaborates with TSMC to Accelerate Design of Next-Gen AI Silicon - HPCwire
HPCwire
News
·
2d ago
Cadence Design Systems Targets Faster Chip Design Cycles To Keep Pace With AI - Benzinga
Benzinga
News
·
2d ago