
Leading company in the technology industry
Lead Design Engineer
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.Lead Design Engineer – Roles & Responsibilities
- Contribute to analog and AMS design activities for high‑speed memory interface PHYs, with strong hands‑on execution capability
- Evaluate architecture models and feasibility studies to assess performance, power, area, and scalability trade‑offs
- Support early architecture exploration by providing circuit‑level insight and validating architectural assumptions
- Actively support silicon bring‑up, lab debug, and characterization, including root‑cause analysis of analog, AMS, and PHY‑level issues
- Show willingness to jump into any technical domain that requires immediate attention to unblock teams or customers
- Contribute to technical documentation by identifying gaps, proposing improvements, and supporting the creation of design documents and architecture support material
- Act as a dependable technical contributor during critical phases such as silicon validation, and customer escalations
- Apply AI‑based approaches to automate repetitive tasks, and enhance engineering productivity
Required Qualifications
- M.S. degree in Electrical Engineering, Computer Engineering, or related field (required or strongly preferred)
- Minimum 7 years of industry experience in analog / AMS design, memory PHYs, or high‑speed IO
- Strong hands‑on experience with analog and AMS circuits
- Solid background in DDR / LPDDR memory interfaces
The annual salary range for California is $114,800 to $213,200. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We’re doing work that matters. Help us solve what others can’t.
閲覧数
0
応募クリック
0
Mock Apply
0
スクラップ
0
類似の求人

TECHNICAL LEAD L1
Wipro · Bengaluru, India

LOB Risk Lead (Technology)
PNC Financial · PA - Pittsburgh (15222)

TECHNICAL LEAD L1
Wipro · Tianjin, China

Wealth Technology - Head of Platforms, Director
Citigroup · JERSEY CITY, New Jersey, United States of America

Software Development Manager, Worldwide Grocery Tech, Grocery Operator Experience
Amazon · Bengaluru, KA, IND
Cadenceについて

Cadence
PublicCadence Design Systems, Inc. is an American multinational technology and computational software company headquartered in San Jose, California.
5,001-10,000
従業員数
San Jose
本社所在地
$8.5B
企業価値
レビュー
10件のレビュー
3.9
10件のレビュー
ワークライフバランス
3.8
報酬
2.7
企業文化
4.2
キャリア
3.2
経営陣
2.8
72%
知人への推奨率
良い点
Flexible work arrangements and remote options
Great company culture and collaborative team
Good benefits and job security
改善点
Below average compensation and salary
High workload and overwhelming at times
Limited career advancement opportunities
給与レンジ
75件のデータ
Junior/L3
Junior/L3 · Data Analyst
1件のレポート
$91,103
年収総額
基本給
$85,276
ストック
-
ボーナス
$5,827
$59,612
$139,984
面接レビュー
レビュー1件
難易度
3.0
/ 5
期間
14-28週間
面接プロセス
1
Application Review
2
Recruiter Screen
3
Technical Phone Screen
4
Onsite/Virtual Interviews
5
Final Decision
よくある質問
Technical Knowledge
Behavioral/STAR
Past Experience
Problem Solving
最新情報
Cadence Design Systems, Inc. $CDNS Shares Bought by Mitsubishi UFJ Trust & Banking Corp - MarketBeat
MarketBeat
News
·
1w ago
Cadence Design Systems Rides AI Wave in Earnings - TipRanks
TipRanks
News
·
1w ago
Teen killed, older sister being taken off life support after crash - WSB-TV
WSB-TV
News
·
1w ago
Cadence lifts annual revenue forecast on sustained AI chip-design boom - Reuters
Reuters
News
·
1w ago