採用
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
AI & Chip Design Intern (Summer 2026)
As an intern, you will join a dynamic team of software developers and research‑minded engineers shaping the future of AI‑accelerated chip design and verification. You will be part of the SVG (System Verification Group), whose charter is to develop state‑of‑the‑art EDA software and hardware platforms used for high‑performance functional verification of advanced integrated circuits.
Our products include industry‑leading simulation (Xcelium), formal (Jasper), hardware acceleration (Palladium), FPGA prototyping (Protium), and embedded software bring‑up environments (Helium). Increasingly, these next‑generation verification systems incorporate AI, automation, and advanced data‑driven workflows - and that’s where you come in!
What You’ll Work On
You will contribute to applied research and engineering projects that sit at the intersection of AI/ML, systems, and chip design. Possible project areas include:
- Building intelligent automation and LLM-based agents that assist chip designers and verification engineers
- Developing evaluation pipelines from large-scale verification data
- Contributing to R&D efforts that apply machine learning to simulation, acceleration, or design‑space exploration
- Building Python and cloud‑native tooling for verification workflows
- Exploring open‑source software, IDE plugins, or developer‑productivity tools for chip‑design engineers
- Building high-quality user interfaces for human-agent collaboration
Throughout the internship, you’ll gain essential engineering skills including research exploration, requirements definition, project planning, coding, debugging, testing, and documentation. You will work closely with a dedicated mentor and present your work at the end of the summer. You will also get to interact with customers.
You will also participate in immersive training on Cadence’s core verification technologies and join fun events with other interns.
Requirements
- Currently pursuing a BS or MS Computer Science, Computer Engineering, Electrical Engineering, or a related field
- Strong proficiency in Python
- Solid understanding of data structures, algorithms, and software engineering fundamentals
- Demonstrated research or engineering background in one of the following:AI/ML (fundamental or applied)
- Chip design or computer architecture
- Systems and software engineering
- Good communication skills and the ability to work collaboratively
- Interest in developing AI‑enabled workflows for chip design or verification
Nice to Have
- Prior experience building LLM-powered agents for complex problems
- Familiarity with chip‑design concepts or verification (through coursework or projects)
- Exposure to cloud services, distributed systems, or containerized environments
- Experience at an early‑stage startup or in fast‑moving research environments
- Experience developing IDE extensions or plugins (e.g., VS Code)
- Strong analytical and problem‑solving skills
- Interest in learning both modern EDA technologies and cutting‑edge applied AI
We’re doing work that matters. Help us solve what others can’t.
Total Views
0
Apply Clicks
0
Mock Applicants
0
Scraps
0
Similar Jobs
About Cadence

Cadence
PublicCadence Design Systems provides electronic design automation (EDA) software, hardware, and IP for designing and verifying electronic systems and semiconductors.
5,001-10,000
Employees
San Jose
Headquarters
Reviews
3.3
7 reviews
Work Life Balance
2.0
Compensation
2.5
Culture
1.8
Career
2.0
Management
1.5
15%
Recommend to a Friend
Pros
Built strong client relationships
Useful for repetitive tasks
Employment opportunities
Cons
Poor management and micromanagement
Lack of career growth opportunities
Technical architecture and code quality issues
Salary Ranges
65 data points
Junior/L3
Mid/L4
Senior/L5
Intern
Junior/L3 · Associate
10 reports
$109,936
total / year
Base
$97,510
Stock
-
Bonus
$12,426
$64,329
$189,193
Interview Experience
1 interviews
Difficulty
3.0
/ 5
Duration
14-28 weeks
Interview Process
1
Application Review
2
Recruiter Screen
3
Technical Phone Screen
4
Onsite/Virtual Interviews
5
Final Decision
Common Questions
Technical Knowledge
Behavioral/STAR
Past Experience
Problem Solving
News & Buzz
Cadence Design Systems (CDNS) Valuation Check After Lightmatter Photonic AI Partnership - simplywall.st
Source: simplywall.st
News
·
5w ago
Cadence Design Systems: Riding The AI Supercycle, But With Expectations At The Limit - Seeking Alpha
Source: Seeking Alpha
News
·
5w ago
Cadence Design Systems, Inc. (CDNS): Analyst Consensus and Growth Potential in the Booming Technology Sector - DirectorsTalk Interviews
Source: DirectorsTalk Interviews
News
·
5w ago
Lightmatter AI Photonics Pact Might Change The Case For Investing In Cadence Design Systems (CDNS) - simplywall.st
Source: simplywall.st
News
·
5w ago




