採用
必須スキル
Python
Machine Learning
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
AI & Chip Design Intern (Summer 2026)
As an intern, you will join a dynamic team of software developers and research‑minded engineers shaping the future of AI‑accelerated chip design and verification. You will be part of the SVG (System Verification Group), whose charter is to develop state‑of‑the‑art EDA software and hardware platforms used for high‑performance functional verification of advanced integrated circuits.
Our products include industry‑leading simulation (Xcelium), formal (Jasper), hardware acceleration (Palladium), FPGA prototyping (Protium), and embedded software bring‑up environments (Helium). Increasingly, these next‑generation verification systems incorporate AI, automation, and advanced data‑driven workflows - and that’s where you come in!
What You’ll Work On
You will contribute to applied research and engineering projects that sit at the intersection of AI/ML, systems, and chip design. Possible project areas include:
- Building intelligent automation and LLM-based agents that assist chip designers and verification engineers
- Developing evaluation pipelines from large-scale verification data
- Contributing to R&D efforts that apply machine learning to simulation, acceleration, or design‑space exploration
- Building Python and cloud‑native tooling for verification workflows
- Exploring open‑source software, IDE plugins, or developer‑productivity tools for chip‑design engineers
- Building high-quality user interfaces for human-agent collaboration
Throughout the internship, you’ll gain essential engineering skills including research exploration, requirements definition, project planning, coding, debugging, testing, and documentation. You will work closely with a dedicated mentor and present your work at the end of the summer. You will also get to interact with customers.
You will also participate in immersive training on Cadence’s core verification technologies and join fun events with other interns.
Requirements
- Currently pursuing a BS or MS Computer Science, Computer Engineering, Electrical Engineering, or a related field
- Strong proficiency in Python
- Solid understanding of data structures, algorithms, and software engineering fundamentals
- Demonstrated research or engineering background in one of the following:AI/ML (fundamental or applied)
- Chip design or computer architecture
- Systems and software engineering
- Good communication skills and the ability to work collaboratively
- Interest in developing AI‑enabled workflows for chip design or verification
Nice to Have
- Prior experience building LLM-powered agents for complex problems
- Familiarity with chip‑design concepts or verification (through coursework or projects)
- Exposure to cloud services, distributed systems, or containerized environments
- Experience at an early‑stage startup or in fast‑moving research environments
- Experience developing IDE extensions or plugins (e.g., VS Code)
- Strong analytical and problem‑solving skills
- Interest in learning both modern EDA technologies and cutting‑edge applied AI
We’re doing work that matters. Help us solve what others can’t.
総閲覧数
0
応募クリック数
0
模擬応募者数
0
スクラップ
0
類似の求人
Marketing Intern
NetApp · San Jose, CA, USA Office (SANJOSE)

WIFI Hardware Intern
HPE · San Jose, California, United States of America

Humanoid Robot Operator (Morning Shift)
Figure AI · San Jose, CA

Cloud and Edge Solutions Intern- Summer 2026
ABB · San Jose, California, United States of America

Inventory Specialist San Jose, California
Walgreens · san jose
Cadenceについて

Cadence
PublicCadence Design Systems provides electronic design automation (EDA) software, hardware, and IP for designing and verifying electronic systems and semiconductors.
5,001-10,000
従業員数
San Jose
本社所在地
$8.5B
企業価値
レビュー
4.0
10件のレビュー
ワークライフバランス
4.2
報酬
2.8
企業文化
4.1
キャリア
3.2
経営陣
3.4
72%
友人に勧める
良い点
Good work-life balance
Supportive and collaborative team environment
Flexible work arrangements
改善点
Below market compensation
Limited career advancement opportunities
Heavy workload and long hours
給与レンジ
58件のデータ
Junior/L3
Mid/L4
Senior/L5
Intern
Junior/L3 · Associate
10件のレポート
$109,936
年収総額
基本給
$97,510
ストック
-
ボーナス
$12,426
$64,329
$189,193
面接体験
1件の面接
難易度
3.0
/ 5
期間
14-28週間
面接プロセス
1
Application Review
2
Recruiter Screen
3
Technical Phone Screen
4
Onsite/Virtual Interviews
5
Final Decision
よくある質問
Technical Knowledge
Behavioral/STAR
Past Experience
Problem Solving
ニュース&話題
Ninety One UK Ltd Cuts Position in Cadence Design Systems, Inc. $CDNS - MarketBeat
MarketBeat
News
·
6d ago
Moran Wealth Management LLC Sells 19,592 Shares of Cadence Design Systems, Inc. $CDNS - MarketBeat
MarketBeat
News
·
6d ago
Cadence Maps Its Future Beyond EDA With Agentic AI and Simulation - HPCwire
HPCwire
News
·
6d ago
Lesser-Known Cadence Design Systems Just Landed Google and Nvidia Deals. Should You Buy CDNS Stock? - Barchart.com
Barchart.com
News
·
1w ago