採用
必須スキル
Circuit simulation
EM/IR analysis
PDK knowledge
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Job Description
-
Design and develop custom IC design flow to address future and immediate customer requirements
-
Responsible for the technical specification of new enhancements to deliver high quality software release
-
Provide technical support and trainings for Cadence business
-
Communicate with global cross-functional teams to create technical solutions and including involvement with customer engagement
-
Documentation of the design flow
Requirement
-
BS/MS in Computer Science
-
4+ years of experience with custom IC circuit design flow using Virtuoso; layout design experience is a plus
-
Expertise in circuit simulation, reliability, EM/IR analysis and post layout simulation
-
Solid knowledge of PDK
-
planar and finFET experience is a plus
-
PDK experience is a plus
-
Automation and programming experience is a plus
-
Strong analysis/debug capability for technical issues
-
Collaborative team player with commitment to team success
-
Excellent oral and written communication skills
We’re doing work that matters. Help us solve what others can’t.
総閲覧数
1
応募クリック数
0
模擬応募者数
0
スクラップ
0
類似の求人

Module Process Engineer, Korea
Tesla · Hwaseong-si

Battery Cell Design Engineer
Enovix · Nonsan-si, Korea

Alliance Solution Engineer - [장애인채용, People with disabilities]
Salesforce · Korea, Republic of - Seoul

Product Engineer, Applied AI
Anthropic · Seoul, South Korea

SW Developer - 5G Packet Core
Ericsson · Seoul,Seoul,Korea, Republic Of; Anyang,Gyeonggi-Do,Korea, Republic Of
Cadenceについて

Cadence
PublicCadence Design Systems provides electronic design automation (EDA) software, hardware, and IP for designing and verifying electronic systems and semiconductors.
5,001-10,000
従業員数
San Jose
本社所在地
$8.5B
企業価値
レビュー
4.0
10件のレビュー
ワークライフバランス
4.2
報酬
2.8
企業文化
4.1
キャリア
3.2
経営陣
3.4
72%
友人に勧める
良い点
Good work-life balance
Supportive and collaborative team environment
Flexible work arrangements
改善点
Below market compensation
Limited career advancement opportunities
Heavy workload and long hours
給与レンジ
58件のデータ
Junior/L3
Junior/L3 · Data Analyst
1件のレポート
$91,103
年収総額
基本給
$85,276
ストック
-
ボーナス
$5,827
$59,612
$139,984
面接体験
1件の面接
難易度
3.0
/ 5
期間
14-28週間
面接プロセス
1
Application Review
2
Recruiter Screen
3
Technical Phone Screen
4
Onsite/Virtual Interviews
5
Final Decision
よくある質問
Technical Knowledge
Behavioral/STAR
Past Experience
Problem Solving
ニュース&話題
Ninety One UK Ltd Cuts Position in Cadence Design Systems, Inc. $CDNS - MarketBeat
MarketBeat
News
·
3d ago
Moran Wealth Management LLC Sells 19,592 Shares of Cadence Design Systems, Inc. $CDNS - MarketBeat
MarketBeat
News
·
3d ago
Cadence Maps Its Future Beyond EDA With Agentic AI and Simulation - HPCwire
HPCwire
News
·
3d ago
Lesser-Known Cadence Design Systems Just Landed Google and Nvidia Deals. Should You Buy CDNS Stock? - Barchart.com
Barchart.com
News
·
4d ago