採用
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
The primary mission is to lead a team that ensures semiconductor designs meet TSMC’s stringent reliability standards before they are manufactured. This involves managing the deployment and optimization of PERC (Programmable Electrical Rule Checking) flows to detect complex electrical failures like Electrostatic Discharge (ESD) and Latch-up
We’re doing work that matters. Help us solve what others can’t.
総閲覧数
0
応募クリック数
0
模擬応募者数
0
スクラップ
0
類似の求人

Senior Sales Engineer, Enterprise
Fivetran · Remote, California, United States, AMER

Senior Partner Solutions Engineer - Americas
Talkdesk · Raleigh

Senior Solution Identity Specialist(Endpoint Identity Specialist)
Okta · Bengaluru, India

Sr. GTM Specialist, Agentic Infra, Startups, Startup WWSO
Amazon · New York, NY, USA

Senior Solutions Engineer - Healthcare & Life Sciences
Talkdesk · Philadelphia
Cadenceについて

Cadence
PublicCadence Design Systems, Inc. is an American multinational technology and computational software company headquartered in San Jose, California.
5,001-10,000
従業員数
San Jose
本社所在地
$8.5B
企業価値
レビュー
4.0
10件のレビュー
ワークライフバランス
4.2
報酬
2.8
企業文化
4.1
キャリア
3.2
経営陣
3.4
72%
友人に勧める
良い点
Good work-life balance and flexible hours
Supportive and collaborative team environment
Good benefits and stable company
改善点
Below market compensation and pay
Limited growth and advancement opportunities
Heavy workload and long hours during peak times
給与レンジ
66件のデータ
Junior/L3
Junior/L3 · Data Analyst
1件のレポート
$91,103
年収総額
基本給
$85,276
ストック
-
ボーナス
$5,827
$59,612
$139,984
面接体験
1件の面接
難易度
3.0
/ 5
期間
14-28週間
面接プロセス
1
Application Review
2
Recruiter Screen
3
Technical Phone Screen
4
Onsite/Virtual Interviews
5
Final Decision
よくある質問
Technical Knowledge
Behavioral/STAR
Past Experience
Problem Solving
ニュース&話題
Cadence Design Systems Inc. stock outperforms competitors on strong trading day - MarketWatch
MarketWatch
News
·
2d ago
Album Review: Forager by Cadence Weapon & Junia-T - Shatter the Standards
Shatter the Standards
News
·
2d ago
Cadence Collaborates with TSMC to Accelerate Design of Next-Gen AI Silicon - HPCwire
HPCwire
News
·
2d ago
Cadence Design Systems Targets Faster Chip Design Cycles To Keep Pace With AI - Benzinga
Benzinga
News
·
2d ago