
Leading company in the technology industry
Design Engineering Architect
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.Design Engineering Architect – Roles & Responsibilities
- Contribute to PHY architecture development with deep understanding of memory interface PHY IPs (e.g., DDR, LPDDR), including electrical, timing, power, and protocol considerations
- Drive architecture decisions aligned with JEDEC standards, protocols, and compliance requirements
- Good understanding of PHY/IOcircuit architecture including TX/RX, clocking, termination, power delivery, and signal integrity trade‑offs
- Act as a customer‑facing technical architect during pre‑sales, evaluations, and post‑delivery support, clearly articulating architecture choices and trade‑offs
- Collaborate closely with Sales, Marketing, and Program teams to support customer engagements, RFIs, and technical proposals
- Provide expert‑level IP support to customers, including architecture clarification, feature customization
- Work cross‑functionally with design, verification, layout, and silicon validation teams to ensure architectural intent is correctly implemented
- Review and guide architecture specifications, design reviews, and technical documentation
- Influence product and technology roadmap planning by identifying future standards, protocol evolution, and customer‑driven requirements
- Demonstrate strong communication, accountability, and technical ownership across internal and external interactions
Required Qualifications
- M.S. degree in Electrical Engineering, Computer Engineering, or related field
- Minimum 15 years of industry experience in memory interface PHY, high‑speed IO, or related domains
- Strong background in memory interface PHYs,JEDEC standards, and protocols
- Proven ability to own customer‑facing technical engagements and drive issues to closure
- Excellent written and verbal communication skills
The annual salary range for California is $178,500 to $331,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We’re doing work that matters. Help us solve what others can’t.
전체 조회수
0
전체 지원 클릭
0
전체 Mock Apply
0
전체 스크랩
0
비슷한 채용공고
Cadence 소개

Cadence
PublicCadence Design Systems, Inc. is an American multinational technology and computational software company headquartered in San Jose, California.
5,001-10,000
직원 수
San Jose
본사 위치
$8.5B
기업 가치
리뷰
10개 리뷰
3.9
10개 리뷰
워라밸
3.8
보상
2.7
문화
4.2
커리어
3.2
경영진
2.8
72%
지인 추천률
장점
Flexible work arrangements and remote options
Great company culture and collaborative team
Good benefits and job security
단점
Below average compensation and salary
High workload and overwhelming at times
Limited career advancement opportunities
연봉 정보
75개 데이터
Junior/L3
Junior/L3 · Data Analyst
1개 리포트
$91,103
총 연봉
기본급
$85,276
주식
-
보너스
$5,827
$59,612
$139,984
면접 후기
후기 1개
난이도
3.0
/ 5
소요 기간
14-28주
면접 과정
1
Application Review
2
Recruiter Screen
3
Technical Phone Screen
4
Onsite/Virtual Interviews
5
Final Decision
자주 나오는 질문
Technical Knowledge
Behavioral/STAR
Past Experience
Problem Solving
최근 소식
Cadence Design Systems, Inc. $CDNS Shares Bought by Mitsubishi UFJ Trust & Banking Corp - MarketBeat
MarketBeat
News
·
1w ago
Cadence Design Systems Rides AI Wave in Earnings - TipRanks
TipRanks
News
·
1w ago
Teen killed, older sister being taken off life support after crash - WSB-TV
WSB-TV
News
·
1w ago
Cadence lifts annual revenue forecast on sustained AI chip-design boom - Reuters
Reuters
News
·
1w ago




