
Leading company in the technology industry
Product Engineer II – System Verification and Emulation
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Cadence Design Systems Inc. is looking for a motivated Product Engineer II – System Verification and Emulation to work with us in Belo Horizonte, Brazil.
As a Product Engineer II – System Verification and Emulation, you will play a key role in advancing verification methodologies using Hardware Emulation. You will work independently across multiple internal teams and directly with customers to drive Palladium adoption, optimize verification flows, and influence product direction. The objective is to increase customer productivity by enabling scalable, robust, and innovative verification solutions using cutting‑edge emulation technologies.
Cadence has been nominated as a Great Place to Work globally and in Brazil and is also a Fortune 100 Best Companies to Work For.
Job Description:
- Enable deployment of hardware emulation and verification technologies in customer flows to support product adoption and customer success
- Analyze customer verification use cases and workflows to identify opportunities for improved usage, performance, and productivity in Hardware assisted verification
- Execute targeted experiments, validation, and testing to demonstrate new features, capabilities, and supported use cases
- Develop and maintain technical collateral, examples, and reference flows to support internal teams and customer engagements
- Collaborate with R&D, field, and support teams to reproduce, analyze, and resolve customer‑reported issues
- Contribute hands‑on to modeling, testing, and validation activities to ensure product specifications meet real‑world requirements
Requirements:
- Bachelor’s or Master’s degree in Computer Science, Electrical Engineering, or a related field, or equivalent practical experience
- 2 years of relevant industry experience in system verification, hardware-assisted verification, emulation, or related domains
- Strong understanding of digital logic design and hands-on experience with Verilog/System Verilog
- Programming experience in C/C++ and Python,
- Practical experience with RTL simulation-based verification and hardware emulation and/or rapid prototyping platforms
- Working knowledge of Linux-based development environments and common EDA workflows
- Strong analytical, problem-solving, and root-cause analysis skills
- Effective written and verbal communication skills in English, with the ability to collaborate across multiple teams
Nice to Have:
- Course or project work with FPGA based designs and verification
Additional Job Details:
- Employment category: CLT
- Employment term: 40 hours/week.
- Competitive benefits.
- Location: Av Contorno 5800, Belo Horizonte, Minas Gerais Brazil.
Cadence is the only company that provides the expertise and tools, IP, and hardware required for the entire electronics design chain, from chip design to chip packaging to boards and to systems. We enable electronic systems and semiconductor companies to create innovative products that transform the way people live, work, and play. Our products are used in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments.
For more information, access http://www.cadence.com
We’re doing work that matters. Help us solve what others can’t.
閲覧数
0
応募クリック
0
Mock Apply
0
スクラップ
0
類似の求人
Cadenceについて

Cadence
PublicCadence Design Systems, Inc. is an American multinational technology and computational software company headquartered in San Jose, California.
5,001-10,000
従業員数
San Jose
本社所在地
$8.5B
企業価値
レビュー
10件のレビュー
3.9
10件のレビュー
ワークライフバランス
3.8
報酬
2.7
企業文化
4.2
キャリア
3.2
経営陣
2.8
72%
知人への推奨率
良い点
Flexible work arrangements and remote options
Great company culture and collaborative team
Good benefits and job security
改善点
Below average compensation and salary
High workload and overwhelming at times
Limited career advancement opportunities
給与レンジ
75件のデータ
Junior/L3
Junior/L3 · Data Analyst
1件のレポート
$91,103
年収総額
基本給
$85,276
ストック
-
ボーナス
$5,827
$59,612
$139,984
面接レビュー
レビュー1件
難易度
3.0
/ 5
期間
14-28週間
面接プロセス
1
Application Review
2
Recruiter Screen
3
Technical Phone Screen
4
Onsite/Virtual Interviews
5
Final Decision
よくある質問
Technical Knowledge
Behavioral/STAR
Past Experience
Problem Solving
最新情報
Cadence Design Systems, Inc. $CDNS Shares Bought by Mitsubishi UFJ Trust & Banking Corp - MarketBeat
MarketBeat
News
·
1w ago
Cadence Design Systems Rides AI Wave in Earnings - TipRanks
TipRanks
News
·
1w ago
Teen killed, older sister being taken off life support after crash - WSB-TV
WSB-TV
News
·
1w ago
Cadence lifts annual revenue forecast on sustained AI chip-design boom - Reuters
Reuters
News
·
1w ago




