refresh

トレンド企業

トレンド企業

採用

求人Cadence

Signal and Power Integrity Sr. Principal Applications Engineer

Cadence

Signal and Power Integrity Sr. Principal Applications Engineer

Cadence

AUSTIN

·

On-site

·

Full-time

·

1mo ago

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

The candidate will work closely with sales account managers and technical field application engineers supporting technical campaigns by delivering workshops, product demonstrations, training, and onsite support. The candidate will have expert knowledge of the Cadence toolset and/or equivalent competitor toolsets in the context of multiple flows including high-speed signal design, power design, signal integrity and electrical constraints definition. Design experience and industry knowledge of Signal, Power, and Thermal analysis are required, as associated with IC, package, and PCB designs.

The candidate needs to have the ability to analyze the customer's environment and evaluate appropriate solutions. Be knowledgeable and aware of competitive technologies. Anticipates technical issues and develops creative solutions before they become a problem. Takes technical lead on a wide range of projects. Ability to understand high-speed, high-performance signal and power integrity-related issues, and work with peers and other business groups.  Able to work on-site with customers without supervision. Able to communicate effectively with Cadence R&D, Product Engineering, Marketing and with customers. Understands customer success criteria and is committed to ensuring customer success.

Requirements;

10+ years’ experience, Bachelors, Master’s or Ph.D. degree in Electrical or Electronics Engineering.  In-depth knowledge of EDA industry with strong background in Signal Integrity, Power Integrity, Electromagnetics, Thermal, and RF applications related to IC Package and PCB Design are required.  Candidate should have experience in Cadence Allegro platform tools such as Sigrity, Clarity, PCB Editor, APD or competitive tools in these areas.  The candidate must possess excellent written and verbal communication skills.  Be able to present and clearly articulate solutions individually, and in front of medium to large groups.

We’re doing work that matters. Help us solve what others can’t.

総閲覧数

0

応募クリック数

0

模擬応募者数

0

スクラップ

0

Cadenceについて

Cadence

Cadence

Public

Cadence Design Systems provides electronic design automation (EDA) software, hardware, and IP for designing and verifying electronic systems and semiconductors.

5,001-10,000

従業員数

San Jose

本社所在地

$8.5B

企業価値

レビュー

4.0

10件のレビュー

ワークライフバランス

4.2

報酬

2.8

企業文化

4.1

キャリア

3.2

経営陣

3.4

72%

友人に勧める

良い点

Good work-life balance

Supportive and collaborative team environment

Flexible work arrangements

改善点

Below market compensation

Limited career advancement opportunities

Heavy workload and long hours

給与レンジ

58件のデータ

Junior/L3

Junior/L3 · Data Analyst

1件のレポート

$91,103

年収総額

基本給

$85,276

ストック

-

ボーナス

$5,827

$59,612

$139,984

面接体験

1件の面接

難易度

3.0

/ 5

期間

14-28週間

面接プロセス

1

Application Review

2

Recruiter Screen

3

Technical Phone Screen

4

Onsite/Virtual Interviews

5

Final Decision

よくある質問

Technical Knowledge

Behavioral/STAR

Past Experience

Problem Solving