採用
必須スキル
Python
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Overview
The Sr Application Engineer Architect will serve as a senior technical leader within Cadence’s North America Field Applications Team, driving strategic customer engagements and influencing next-generation EDA & Agentic-AI solutions. This role demands exceptional technical depth, proven leadership, and the ability to align cross-functional teams toward delivering advanced design solutions for leading semiconductor companies.
Key Responsibilities
-
Strategic Leadership: Define and execute technical engagement strategies for top semiconductor design team, ensuring alignment with corporate objectives and customer success metrics.
-
Customer Advocacy: Act as a trusted advisor for executive-level stakeholders, guiding adoption of Cadence’s digital implementation, signoff technologies and AgenticAI features across advanced nodes (3nm and below).
-
Team Development: Lead and mentor a high-performing team of Application Engineers, fostering technical excellence and career growth.
-
Cross-Functional Collaboration: Partner with R&D and Product Engineering to influence tool enhancements based on real-world customer requirements.
-
Innovation & Enablement: Drive complex benchmarks, flow optimizations, and deployment of cutting-edge methodologies for Synthesis, P&R, STA, IR Drop, and power/timing closure.
-
Thought Leadership: Represent Cadence at industry forums, author technical papers, and deliver keynote presentations to position Cadence as a market leader.
-
Operational Excellence: Establish best practices for engagement models, resource planning, and technical escalations to ensure timely and successful project execution.
-
Qualifications
-
20+ years of experience in IC design implementation and signoff, with demonstrated success in managing large-scale technical programs.
-
BS/MS in Electrical Engineering, Computer Engineering, or related field.
-
Deep expertise in digital design fundamentals, advanced node implementation (3nm and below), and EDA tool ecosystems.
-
Proven track record of leading technical teams and driving customer success at executive levels.
-
Strong proficiency in scripting (Tcl, Python, Perl) and flow customization for design closure.
-
Excellent communication, negotiation, and leadership skills with the ability to influence internal and external stakeholders.
-
Prior experience with Cadence tools (Genus, Innovus, Tempus, Voltus, Conformal, Cerebrus) and competitive solutions highly desirable.
The annual salary range for California is $187,600 to $348,400. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We’re doing work that matters. Help us solve what others can’t.
総閲覧数
0
応募クリック数
0
模擬応募者数
0
スクラップ
0
類似の求人

Senior Sales Engineer - Key Accounts (West)
Datadog · Illinois, USA, Remote; Oregon, USA, Remote; Texas, USA, Remote; Washington, USA, Remote

Senior Solutions Engineer
BetterUp · Austin, TX

Customer Engineering - SW Applications - Engineer, Sr. Staff
Qualcomm · San Diego, California, United States of America

Senior Physical Design Application Engineer
Intel · 3 Locations

Field Engineer Sr - THAAD Saudi Grand Prairie, Texas
Lockheed Martin · grand prairie
Cadenceについて

Cadence
PublicCadence Design Systems provides electronic design automation (EDA) software, hardware, and IP for designing and verifying electronic systems and semiconductors.
5,001-10,000
従業員数
San Jose
本社所在地
$8.5B
企業価値
レビュー
4.0
10件のレビュー
ワークライフバランス
4.2
報酬
2.8
企業文化
4.1
キャリア
3.2
経営陣
3.4
72%
友人に勧める
良い点
Good work-life balance
Supportive and collaborative team environment
Flexible work arrangements
改善点
Below market compensation
Limited career advancement opportunities
Heavy workload and long hours
給与レンジ
58件のデータ
Junior/L3
Junior/L3 · Data Analyst
1件のレポート
$91,103
年収総額
基本給
$85,276
ストック
-
ボーナス
$5,827
$59,612
$139,984
面接体験
1件の面接
難易度
3.0
/ 5
期間
14-28週間
面接プロセス
1
Application Review
2
Recruiter Screen
3
Technical Phone Screen
4
Onsite/Virtual Interviews
5
Final Decision
よくある質問
Technical Knowledge
Behavioral/STAR
Past Experience
Problem Solving
ニュース&話題
Ninety One UK Ltd Cuts Position in Cadence Design Systems, Inc. $CDNS - MarketBeat
MarketBeat
News
·
6d ago
Moran Wealth Management LLC Sells 19,592 Shares of Cadence Design Systems, Inc. $CDNS - MarketBeat
MarketBeat
News
·
6d ago
Cadence Maps Its Future Beyond EDA With Agentic AI and Simulation - HPCwire
HPCwire
News
·
1w ago
Lesser-Known Cadence Design Systems Just Landed Google and Nvidia Deals. Should You Buy CDNS Stock? - Barchart.com
Barchart.com
News
·
1w ago